

# Ben Lancaster

(+44) 07722 358258 [ben@bendl.me](mailto:ben@bendl.me)  
England, United Kingdom

<https://uk.linkedin.com/in/bendl>  
<https://github.com/bendl>  
<https://bendl.me>

## PERSONAL PROFILE

I am passionate about Embedded Systems, Hardware/Software, and FPGAs with great experience from an RF Firmware Engineering Placement. I am interested in System-on-Chip architectures and hardware/software interfaces and I am active in the open-source community with contributions to Gravity-lang (compiler) and more. I am always looking for an interesting project to dive into.

### Key strengths:

- Self-motivated
- Problem-solving
- FPGA/SoC Placement experience
- C & C++
- Embedded Systems
- Linux kernel + driver development

## EMPLOYMENT

Firmware Engineer, Placement	Spirent Communications	June 2016 – August 2017
<ul style="list-style-type: none"><li>• <u>Embedded programming on Xilinx MicroBlaze FPGAs and PIC16/24 microcontrollers.</u></li><li>• <u>Linux USB and PCIe kernel driver development.</u></li><li>• Implemented on-chip power levelling and calibration for <u>GNSS RF signal generators.</u></li><li>• Controlling on-board <u>fans</u>, <u>LEDs</u>, <u>EEPROM</u>, and other peripherals with <u>I2C</u> and <u>SMBus</u>.</li><li>• Configuring, building, and maintaining <u>Embedded Linux</u> distributions using <u>Yocto</u>.</li></ul>		

## EDUCATION

MSc (Eng) Embedded Systems Engineering	University of Leeds	2018 – 2019
<ul style="list-style-type: none"><li>• <b>Final Project:</b> <u>Multi-core SoC Design and Implementation for FPGAs.</u></li><li>• Courses include: <u>Digital Signal Processing for Communications</u>, <u>FPGA Design for System-on-Chip</u>, <u>Embedded Microprocessor System Design</u>, <u>Medical Electronics and E-Health</u>, <u>Secure Hardware Design</u></li></ul>		
BSc (Hons) Computer Science	University of Plymouth	2014 – 2018
<ul style="list-style-type: none"><li>• <b>First Class Honours</b> with <u>Certificate of Professional Industrial Experience.</u></li><li>• <b>Final Project:</b> <u>FPGA-based 16-bit RISC soft-microprocessor (with IO &amp; interrupts) and Compiler.</u></li><li>• <b>Awards:</b> <u>Top Final Year Student</u>, <u>Best Final Project</u>, <u>Revell Research Systems Prize.</u></li><li>• Courses include: <u>Digital Electronics</u>, <u>Embedded Systems and Compilers</u>, <u>Machine Vision</u>, <u>Computation Theory.</u></li></ul>		

## OPEN-SOURCE PROJECTS & CONTRIBUTIONS

- **16-bit RISC soft-microprocessor** [bendl/prco304](https://github.com/bendl/prco304) An FPGA-based RISC soft-microprocessor written in Verilog, complete with Compiler and programming language.
- **ARM Cortex M0 Processor Board** [bendl/armm0](https://github.com/bendl/armm0) A 2-layer board for the Minispartan6+ FPGA development kit. Features an STM32F0 TSSOP processor, dual power supplies, I2C, ICSP, and LEDs.
- **Gravity-lang** [marcobambini/gravity](https://github.com/marcobambini/gravity) Contributor to an open-source compiler and virtual-machine. Contributions include fixing Windows runtime.

## ADDITIONAL EXPERIENCE AND AWARDS

- Dean's List 2015-2018 member. List of students who achieved academic excellence in their studies.

## TECHNOLOGIES

- C, C++, Python, Linux (user + kernel), Bash
- Xilinx FPGAs, ISE, Vivado, Impact, Visual Studio, CMake, CUDA
- GitHub, GitLab, SVN

## REFERENCES

Available on request.