Skip to content
View bendl's full-sized avatar
💊
test
💊
test

Block or report bendl

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. vmicro16 vmicro16 Public archive

    Multi-core RISC System-on-chip - Verified with 96 cores

    Verilog 1

  2. vmicro16_cluster_soc vmicro16_cluster_soc Public

    Latency improvements for the Vmicro16_soc project by clustering cores into groups and using multi-level interconnects

    Verilog

  3. verilog_cpu_and_compiler verilog_cpu_and_compiler Public archive

    Verilog in-order RISC CPU with high-level software compiler

    C 2

  4. Parallel-DFT-CUDA-MPI Parallel-DFT-CUDA-MPI Public archive

    Parallel implementation of DFT on CUDA GPU and MPI architectures

    Jupyter Notebook 1

  5. marcobambini/gravity marcobambini/gravity Public

    Gravity Programming Language

    C 4.3k 227