pandadaq_pg4.sch

v 20100214 2
C 37500 36500 0 0 0 title-bordered-C.sym
T 52400 37500 9 10 1 0 0 0 1
Panda DAQ: A/D, D/A, and GPS
T 52400 37100 5 10 1 1 0 0 1
file=pandadaq_pg4.sch
T 52400 36800 9 10 1 0 0 0 1
4
T 53900 36800 9 10 1 0 0 0 1
4
T 56300 37100 9 10 1 0 0 0 1
A
T 56300 36800 5 10 1 1 0 0 1
author=Mark Haun
C 41850 45850 1 0 0 ad7606.sym
{
T 46250 50350 5 10 1 1 0 6 1
refdes=U401
T 44050 48150 5 10 0 0 0 0 1
device=AD7606
T 44050 49150 5 10 0 0 0 0 1
footprint=LQFP64_10.fp
}
C 50750 39650 1 0 0 ad5064-1.sym
{
T 52750 41800 5 10 1 1 0 6 1
refdes=U402
T 51750 40950 5 10 0 0 0 0 1
device=AD5064-1
T 51750 41150 5 10 0 0 0 0 1
footprint=TSSOP14.fp
}
C 54100 39650 1 0 0 ad5064-1.sym
{
T 56100 41800 5 10 1 1 0 6 1
refdes=U403
T 55100 40950 5 10 0 0 0 0 1
device=AD5064-1
T 55100 41150 5 10 0 0 0 0 1
footprint=TSSOP14.fp
}
C 45950 51350 1 90 0 header16-1.sym
{
T 47000 51400 5 10 0 1 90 0 1
device=HEADER16
T 42650 51950 5 10 1 1 90 0 1
refdes=J401
T 45950 51350 5 10 0 1 0 0 1
footprint=header16.fp
T 45950 51350 5 10 1 1 0 0 1
model=Sullins PPPC082LJBN-RC (rt angle)
}
N 43750 51350 43750 50550 4
N 44150 51350 44150 50550 4
N 44550 51350 44550 50550 4
N 44950 51350 44950 50550 4
N 45350 51350 45350 50550 4
N 45750 51350 45750 50550 4
N 42750 50550 42750 51350 4
N 42750 51350 42350 51350 4
N 42350 51350 42350 52750 4
N 42350 52750 42950 52750 4
N 43150 50550 43150 51250 4
N 43150 51250 42250 51250 4
N 42250 51250 42250 52850 4
N 43550 50550 43550 51150 4
N 43550 51150 42150 51150 4
N 42150 51150 42150 52950 4
N 45550 50550 45550 51300 4
N 45550 51300 46100 51300 4
N 46100 51300 46100 52750 4
N 46100 52750 45750 52750 4
N 43950 50550 43950 51050 4
N 43950 51050 42050 51050 4
N 42050 51050 42050 53050 4
N 45150 50550 45150 51200 4
N 45150 51200 46200 51200 4
N 46200 51200 46200 52850 4
N 44750 50550 44750 51100 4
N 44750 51100 46300 51100 4
N 46300 51100 46300 52950 4
N 44350 50550 44350 51000 4
N 44350 51000 46400 51000 4
N 46400 51000 46400 53050 4
N 43350 52750 43350 52850 4
N 43350 52850 42250 52850 4
N 43750 52750 43750 52950 4
N 43750 52950 42150 52950 4
N 44150 52750 44150 53050 4
N 44150 53050 42050 53050 4
N 46200 52850 45350 52850 4
N 45350 52850 45350 52750 4
N 46300 52950 44950 52950 4
N 44950 52950 44950 52750 4
N 46400 53050 44550 53050 4
N 44550 53050 44550 52750 4
C 51600 45850 1 0 0 ad7606.sym
{
T 56000 50350 5 10 1 1 0 6 1
refdes=U404
T 53800 48150 5 10 0 0 0 0 1
device=AD7606
T 53800 49150 5 10 0 0 0 0 1
footprint=LQFP64_10.fp
}
C 55700 51350 1 90 0 header16-1.sym
{
T 56750 51400 5 10 0 1 90 0 1
device=HEADER16
T 52400 51950 5 10 1 1 90 0 1
refdes=J402
T 55700 51350 5 10 0 1 0 0 1
footprint=header16.fp
T 55700 51350 5 10 1 1 0 0 1
model=Sullins PPPC082LJBN-RC (rt angle)
}
N 52700 51350 52700 50550 4
N 53100 51350 53100 50550 4
N 53500 51350 53500 50550 4
N 53900 51350 53900 50550 4
N 54300 51350 54300 50550 4
N 54700 51350 54700 50550 4
N 55100 51350 55100 50550 4
N 55500 51350 55500 50550 4
N 52500 50550 52500 51350 4
N 52500 51350 52100 51350 4
N 52100 51350 52100 52750 4
N 52100 52750 52700 52750 4
N 52900 50550 52900 51250 4
N 52900 51250 52000 51250 4
N 52000 51250 52000 52850 4
N 53300 50550 53300 51150 4
N 53300 51150 51900 51150 4
N 51900 51150 51900 52950 4
N 55300 50550 55300 51300 4
N 55300 51300 55850 51300 4
N 55850 51300 55850 52750 4
N 55850 52750 55500 52750 4
N 53700 50550 53700 51050 4
N 53700 51050 51800 51050 4
N 51800 51050 51800 53050 4
N 54900 50550 54900 51200 4
N 54900 51200 55950 51200 4
N 55950 51200 55950 52850 4
N 54500 50550 54500 51100 4
N 54500 51100 56050 51100 4
N 56050 51100 56050 52950 4
N 53100 52750 53100 52850 4
N 53100 52850 52000 52850 4
N 53500 52750 53500 52950 4
N 53500 52950 51900 52950 4
N 53900 52750 53900 53050 4
N 53900 53050 51800 53050 4
N 55950 52850 55100 52850 4
N 55100 52850 55100 52750 4
N 56050 52950 54700 52950 4
N 54700 52950 54700 52750 4
N 54300 53050 54300 52750 4
C 41300 49250 1 0 1 EMBEDDEDoutput-1.sym
[
T 41200 49550 5 10 0 0 0 6 1
device=OUTPUT
P 41300 49350 41100 49350 1 0 0
{
T 41050 49300 5 6 0 0 0 6 1
pinseq=1
T 41050 49300 5 6 0 1 0 6 1
pinnumber=1
}
L 41100 49450 41100 49250 3 0 0 0 -1 -1
L 41100 49450 40600 49450 3 0 0 0 -1 -1
L 40600 49450 40500 49350 3 0 0 0 -1 -1
L 40500 49350 40600 49250 3 0 0 0 -1 -1
L 40600 49250 41100 49250 3 0 0 0 -1 -1
]
{
T 41200 49550 5 10 0 0 0 6 1
device=OUTPUT
T 40450 49350 5 10 1 1 0 6 1
value=JD0/AD1_OS0
T 41300 49250 5 10 0 1 180 6 1
net=JD0:1
}
C 41300 49050 1 0 1 EMBEDDEDoutput-1.sym
[
T 41200 49350 5 10 0 0 0 6 1
device=OUTPUT
P 41300 49150 41100 49150 1 0 0
{
T 41050 49100 5 6 0 1 0 6 1
pinnumber=1
T 41050 49100 5 6 0 0 0 6 1
pinseq=1
}
L 41100 49250 41100 49050 3 0 0 0 -1 -1
L 41100 49250 40600 49250 3 0 0 0 -1 -1
L 40600 49250 40500 49150 3 0 0 0 -1 -1
L 40500 49150 40600 49050 3 0 0 0 -1 -1
L 40600 49050 41100 49050 3 0 0 0 -1 -1
]
{
T 41200 49350 5 10 0 0 0 6 1
device=OUTPUT
T 39250 49250 5 10 1 1 180 6 1
value=JD4/AD1_OS1
T 41300 49050 5 10 0 1 180 6 1
net=JD4:1
}
C 41300 48850 1 0 1 EMBEDDEDoutput-1.sym
[
T 41200 49150 5 10 0 0 0 6 1
device=OUTPUT
P 41300 48950 41100 48950 1 0 0
{
T 41050 48900 5 6 0 1 0 6 1
pinnumber=1
T 41050 48900 5 6 0 0 0 6 1
pinseq=1
}
L 41100 49050 41100 48850 3 0 0 0 -1 -1
L 41100 49050 40600 49050 3 0 0 0 -1 -1
L 40600 49050 40500 48950 3 0 0 0 -1 -1
L 40500 48950 40600 48850 3 0 0 0 -1 -1
L 40600 48850 41100 48850 3 0 0 0 -1 -1
]
{
T 41200 49150 5 10 0 0 0 6 1
device=OUTPUT
T 39250 49000 5 10 1 1 180 6 1
value=JD1/AD1_OS2
T 41300 48850 5 10 0 1 180 6 1
net=JD1:1
}
C 41300 48450 1 0 1 EMBEDDEDoutput-1.sym
[
T 41200 48750 5 10 0 0 0 6 1
device=OUTPUT
P 41300 48550 41100 48550 1 0 0
{
T 41050 48500 5 6 0 1 0 6 1
pinnumber=1
T 41050 48500 5 6 0 0 0 6 1
pinseq=1
}
L 41100 48650 41100 48450 3 0 0 0 -1 -1
L 41100 48650 40600 48650 3 0 0 0 -1 -1
L 40600 48650 40500 48550 3 0 0 0 -1 -1
L 40500 48550 40600 48450 3 0 0 0 -1 -1
L 40600 48450 41100 48450 3 0 0 0 -1 -1
]
{
T 41200 48750 5 10 0 0 0 6 1
device=OUTPUT
T 39150 48650 5 10 1 1 180 6 1
value=JD5/AD1_\_STBY\_
T 41300 48450 5 10 0 1 180 6 1
net=JD5:1
}
C 41300 48250 1 0 1 EMBEDDEDoutput-1.sym
[
T 41200 48550 5 10 0 0 0 6 1
device=OUTPUT
P 41300 48350 41100 48350 1 0 0
{
T 41050 48300 5 6 0 1 0 6 1
pinnumber=1
T 41050 48300 5 6 0 0 0 6 1
pinseq=1
}
L 41100 48450 41100 48250 3 0 0 0 -1 -1
L 41100 48450 40600 48450 3 0 0 0 -1 -1
L 40600 48450 40500 48350 3 0 0 0 -1 -1
L 40500 48350 40600 48250 3 0 0 0 -1 -1
L 40600 48250 41100 48250 3 0 0 0 -1 -1
]
{
T 41200 48550 5 10 0 0 0 6 1
device=OUTPUT
T 39000 48450 5 10 1 1 180 6 1
value=JD2/AD1_RANGE
T 41300 48250 5 10 0 1 180 6 1
net=JD2:1
}
C 41300 47250 1 0 1 EMBEDDEDoutput-1.sym
[
T 41200 47550 5 10 0 0 0 6 1
device=OUTPUT
L 40600 47250 41100 47250 3 0 0 0 -1 -1
L 40500 47350 40600 47250 3 0 0 0 -1 -1
L 40600 47450 40500 47350 3 0 0 0 -1 -1
L 41100 47450 40600 47450 3 0 0 0 -1 -1
L 41100 47450 41100 47250 3 0 0 0 -1 -1
P 41300 47350 41100 47350 1 0 0
{
T 41050 47300 5 6 0 0 0 6 1
pinseq=1
T 41050 47300 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 41200 47550 5 10 0 0 0 6 1
device=OUTPUT
T 39350 47350 5 10 1 1 180 6 1
value=JD6/AD1_\_CS\_
T 41300 47250 5 10 0 1 180 6 1
net=JD6:1
}
C 41100 46150 1 0 1 EMBEDDEDoutput-1.sym
[
T 41000 46450 5 10 0 0 0 6 1
device=OUTPUT
L 40400 46150 40900 46150 3 0 0 0 -1 -1
L 40300 46250 40400 46150 3 0 0 0 -1 -1
L 40400 46350 40300 46250 3 0 0 0 -1 -1
L 40900 46350 40400 46350 3 0 0 0 -1 -1
L 40900 46350 40900 46150 3 0 0 0 -1 -1
P 41100 46250 40900 46250 1 0 0
{
T 40850 46200 5 6 0 0 0 6 1
pinseq=1
T 40850 46200 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 41000 46450 5 10 0 0 0 6 1
device=OUTPUT
T 38950 46250 5 10 1 1 180 6 1
value=JD3/AD1_BUSY
T 41100 46150 5 10 0 1 180 6 1
net=JD3:1
}
C 44350 45250 1 180 1 EMBEDDEDoutput-1.sym
[
T 44450 44950 5 10 0 0 0 2 1
device=OUTPUT
P 44350 45150 44550 45150 1 0 0
{
T 44600 45200 5 6 0 0 0 2 1
pinseq=1
T 44600 45200 5 6 0 1 0 2 1
pinnumber=1
}
L 44550 45050 44550 45250 3 0 0 0 -1 -1
L 44550 45050 45050 45050 3 0 0 0 -1 -1
L 45050 45050 45150 45150 3 0 0 0 -1 -1
L 45150 45150 45050 45250 3 0 0 0 -1 -1
L 45050 45250 44550 45250 3 0 0 0 -1 -1
]
{
T 44450 44950 5 10 0 0 0 2 1
device=OUTPUT
T 45250 45200 5 10 1 1 0 2 1
value=JD7/AD1_DOUTA
T 44350 45250 5 10 0 1 180 2 1
net=JD7:1
}
C 51400 48650 1 180 0 EMBEDDEDoutput-1.sym
[
T 51300 48350 5 10 0 0 180 0 1
device=OUTPUT
P 51400 48550 51200 48550 1 0 0
{
T 51150 48600 5 6 0 0 180 0 1
pinseq=1
T 51150 48600 5 6 0 1 180 0 1
pinnumber=1
}
L 51200 48450 51200 48650 3 0 0 0 -1 -1
L 51200 48450 50700 48450 3 0 0 0 -1 -1
L 50700 48450 50600 48550 3 0 0 0 -1 -1
L 50600 48550 50700 48650 3 0 0 0 -1 -1
L 50700 48650 51200 48650 3 0 0 0 -1 -1
]
{
T 51300 48350 5 10 0 0 180 0 1
device=OUTPUT
T 50550 48650 5 10 1 1 180 0 1
value=JC7/AD2_\_STBY\_
T 51400 48650 5 10 0 1 0 0 1
net=JC7:1
}
C 51400 49050 1 180 0 EMBEDDEDoutput-1.sym
[
T 51300 48750 5 10 0 0 180 0 1
device=OUTPUT
P 51400 48950 51200 48950 1 0 0
{
T 51150 49000 5 6 0 1 180 0 1
pinnumber=1
T 51150 49000 5 6 0 0 180 0 1
pinseq=1
}
L 51200 48850 51200 49050 3 0 0 0 -1 -1
L 51200 48850 50700 48850 3 0 0 0 -1 -1
L 50700 48850 50600 48950 3 0 0 0 -1 -1
L 50600 48950 50700 49050 3 0 0 0 -1 -1
L 50700 49050 51200 49050 3 0 0 0 -1 -1
]
{
T 51300 48750 5 10 0 0 180 0 1
device=OUTPUT
T 50550 49050 5 10 1 1 180 0 1
value=JC3/AD2_OS2
T 51400 49050 5 10 0 1 0 0 1
net=JC3:1
}
C 51400 49450 1 180 0 EMBEDDEDoutput-1.sym
[
T 51300 49150 5 10 0 0 180 0 1
device=OUTPUT
P 51400 49350 51200 49350 1 0 0
{
T 51150 49400 5 6 0 1 180 0 1
pinnumber=1
T 51150 49400 5 6 0 0 180 0 1
pinseq=1
}
L 51200 49250 51200 49450 3 0 0 0 -1 -1
L 51200 49250 50700 49250 3 0 0 0 -1 -1
L 50700 49250 50600 49350 3 0 0 0 -1 -1
L 50600 49350 50700 49450 3 0 0 0 -1 -1
L 50700 49450 51200 49450 3 0 0 0 -1 -1
]
{
T 51300 49150 5 10 0 0 180 0 1
device=OUTPUT
T 50550 49450 5 10 1 1 180 0 1
value=JC2/AD2_OS0
T 51400 49450 5 10 0 1 0 0 1
net=JC2:1
}
C 51400 49250 1 180 0 EMBEDDEDoutput-1.sym
[
T 51300 48950 5 10 0 0 180 0 1
device=OUTPUT
P 51400 49150 51200 49150 1 0 0
{
T 51150 49200 5 6 0 1 180 0 1
pinnumber=1
T 51150 49200 5 6 0 0 180 0 1
pinseq=1
}
L 51200 49050 51200 49250 3 0 0 0 -1 -1
L 51200 49050 50700 49050 3 0 0 0 -1 -1
L 50700 49050 50600 49150 3 0 0 0 -1 -1
L 50600 49150 50700 49250 3 0 0 0 -1 -1
L 50700 49250 51200 49250 3 0 0 0 -1 -1
]
{
T 51300 48950 5 10 0 0 180 0 1
device=OUTPUT
T 50550 49250 5 10 1 1 180 0 1
value=JC6/AD2_OS1
T 51400 49250 5 10 0 1 0 0 1
net=JC6:1
}
N 41300 48150 41950 48150 4
N 41300 47950 41950 47950 4
N 51700 47950 51250 47950 4
N 51250 47950 51250 44550 4
N 51700 48150 51100 48150 4
N 51100 48150 51100 44700 4
N 41300 47550 41950 47550 4
N 41950 47750 41300 47750 4
N 51700 47750 51400 47750 4
N 51400 47750 51400 44400 4
N 51700 47550 51550 47550 4
N 51550 47550 51550 44250 4
N 41300 48550 41950 48550 4
N 41300 48350 41950 48350 4
N 41300 48950 41950 48950 4
N 41300 49150 41950 49150 4
N 41300 49350 41950 49350 4
N 41300 47350 41950 47350 4
N 44350 45950 44350 45350 4
N 44150 45950 44150 45150 4
N 44150 45150 44350 45150 4
N 51700 47150 51000 47150 4
N 51100 44700 41800 44700 4
N 41800 44700 41800 48150 4
N 51250 44550 41650 44550 4
N 41650 44550 41650 47950 4
N 51400 44400 41500 44400 4
N 41500 44400 41500 47750 4
N 51550 44250 41350 44250 4
N 41350 44250 41350 47550 4
N 54100 45950 54100 45300 4
N 54100 45100 53900 45100 4
N 53900 45100 53900 45950 4
N 50350 40750 50850 40750 4
N 50850 41450 50350 41450 4
N 50850 40550 50350 40550 4
N 50850 40350 50350 40350 4
N 50500 41450 50500 42200 4
N 50500 42200 53750 42200 4
N 50400 39100 54050 39100 4
C 51850 39450 1 0 0 gnd-1.sym
C 55200 39450 1 0 0 gnd-1.sym
N 50850 40150 50850 39750 4
N 50850 39750 51950 39750 4
N 54200 40150 54200 39750 4
N 54200 39750 56950 39750 4
C 51750 43200 1 0 0 5V-plus-1.sym
C 55100 43150 1 0 0 5V-plus-1.sym
N 54200 40350 54050 40350 4
N 54050 40350 54050 39100 4
N 54200 40550 53900 40550 4
N 53900 40550 53900 39250 4
N 53900 39250 50550 39250 4
N 50550 39250 50550 40550 4
N 50400 39100 50400 40350 4
N 53750 40250 53750 40750 4
N 53750 40750 54200 40750 4
N 50850 41250 50700 41250 4
N 50700 41250 50700 42050 4
N 50700 42050 51950 42050 4
N 54200 41250 53950 41250 4
N 53950 41250 53950 42050 4
N 53950 42050 55300 42050 4
N 51950 42050 51950 43200 4
N 54200 41450 53750 41450 4
N 53750 41450 53750 42200 4
N 55300 42050 55300 43150 4
C 51950 43000 1 0 0 capacitor-1.sym
{
T 52150 43700 5 10 0 0 0 0 1
device=CAPACITOR
T 51300 43250 5 10 1 1 0 0 1
refdes=C401
T 52150 43900 5 10 0 0 0 0 1
symversion=0.1
T 51300 43050 5 10 1 1 0 0 1
value=0.1 uF
T 51950 43000 5 10 0 1 0 0 1
footprint=0603.fp
T 51950 43000 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
C 51950 42500 1 0 0 capacitor-1.sym
{
T 52150 43200 5 10 0 0 0 0 1
device=CAPACITOR
T 51300 42700 5 10 1 1 0 0 1
refdes=C402
T 52150 43400 5 10 0 0 0 0 1
symversion=0.1
T 51300 42500 5 10 1 1 0 0 1
value=10 uF
T 51950 42500 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
T 51950 42500 5 10 0 1 0 0 1
footprint=0805.fp
}
C 52750 42400 1 0 0 gnd-1.sym
N 52850 43200 52850 42700 4
C 55300 42100 1 0 0 capacitor-1.sym
{
T 55500 42800 5 10 0 0 0 0 1
device=CAPACITOR
T 54650 42300 5 10 1 1 0 0 1
refdes=C403
T 55500 43000 5 10 0 0 0 0 1
symversion=0.1
T 54650 42100 5 10 1 1 0 0 1
value=10 uF
T 55300 42100 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
T 55300 42100 5 10 0 1 0 0 1
footprint=0805.fp
}
C 56100 42000 1 0 0 gnd-1.sym
N 56200 42800 56200 42300 4
C 55300 42600 1 0 0 capacitor-1.sym
{
T 54650 42850 5 10 1 1 0 0 1
refdes=C404
T 54650 42650 5 10 1 1 0 0 1
value=0.1 uF
T 55500 43300 5 10 0 0 0 0 1
device=CAPACITOR
T 55500 43500 5 10 0 0 0 0 1
symversion=0.1
T 55300 42600 5 10 0 1 0 0 1
footprint=0603.fp
T 55300 42600 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
N 56800 43650 53450 43650 4
N 53050 41550 53450 41550 4
N 53450 41550 53450 43650 4
N 58350 39750 58350 39400 4
N 58350 39400 56950 39400 4
N 56950 39400 56950 39750 4
C 56950 39550 1 0 0 header14-2.sym
{
T 56950 41550 5 10 0 1 0 0 1
device=HEADER14
T 57450 42450 5 10 1 1 0 0 1
refdes=J403
T 56950 39550 5 10 0 1 0 0 1
footprint=header14.fp
T 56950 39550 5 10 1 1 0 0 1
model=Sullins PPPC072LJBN-RC (rt angle)
}
N 58350 42150 58350 43150 4
N 58350 43150 55300 43150 4
N 56950 42150 56950 43150 4
N 41950 46750 41950 45950 4
N 41950 45950 43750 45950 4
N 44550 45950 45750 45950 4
N 54300 45950 55500 45950 4
N 51700 46750 51700 45950 4
N 51700 45950 53500 45950 4
C 41750 50000 1 0 0 5V-plus-1.sym
C 43400 45300 1 0 0 3.3V-plus-1.sym
N 43400 45300 43950 45300 4
N 43950 45300 43950 45950 4
C 42500 45100 1 0 0 capacitor-1.sym
{
T 42700 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 43100 45050 5 10 1 1 0 0 1
refdes=C405
T 42700 46000 5 10 0 0 0 0 1
symversion=0.1
T 43100 44850 5 10 1 1 0 0 1
value=0.1 uF
T 42500 45100 5 10 0 1 0 0 1
footprint=0603.fp
T 42500 45100 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
C 42400 45000 1 0 0 gnd-1.sym
N 44550 45950 44550 45800 4
N 44550 45800 43750 45800 4
N 43750 45950 43750 45800 4
N 42500 45300 42500 45950 4
C 53150 45300 1 0 0 3.3V-plus-1.sym
C 52150 45000 1 0 0 gnd-1.sym
C 52250 45100 1 0 0 capacitor-1.sym
{
T 52800 45350 5 10 1 1 0 0 1
refdes=C406
T 52800 45100 5 10 1 1 0 0 1
value=0.1 uF
T 52450 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 52450 46000 5 10 0 0 0 0 1
symversion=0.1
T 52250 45100 5 10 0 1 0 0 1
footprint=0603.fp
T 52250 45100 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
N 53150 45300 53700 45300 4
N 53700 45950 53700 45300 4
N 52250 45950 52250 45300 4
N 53500 45950 53500 45800 4
N 53500 45800 54300 45800 4
N 54300 45950 54300 45800 4
C 46550 47250 1 0 0 capacitor-1.sym
{
T 46750 47950 5 10 0 0 0 0 1
device=CAPACITOR
T 47100 47500 5 10 1 1 0 0 1
refdes=C407
T 46750 48150 5 10 0 0 0 0 1
symversion=0.1
T 47100 47250 5 10 1 1 0 0 1
value=10 uF
T 46550 47250 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
T 46550 47250 5 10 0 1 0 0 1
footprint=0805.fp
}
N 46550 47350 46550 47550 4
N 46550 47150 47650 47150 4
N 47650 46950 47650 47700 4
N 47650 47450 47450 47450 4
N 46550 46950 47650 46950 4
C 47550 46650 1 0 0 gnd-1.sym
N 46550 47700 47950 47700 4
C 46550 48350 1 0 0 capacitor-1.sym
{
T 46750 49050 5 10 0 0 0 0 1
device=CAPACITOR
T 47100 48600 5 10 1 1 0 0 1
refdes=C408
T 46750 49250 5 10 0 0 0 0 1
symversion=0.1
T 47100 48350 5 10 1 1 0 0 1
value=1 uF
T 46550 48350 5 10 0 1 0 0 1
footprint=0603.fp
T 46550 48350 5 10 0 1 0 0 1
model=TDK C1608X7R1C105M
}
C 46550 48950 1 0 0 capacitor-1.sym
{
T 46750 49650 5 10 0 0 0 0 1
device=CAPACITOR
T 47100 49200 5 10 1 1 0 0 1
refdes=C409
T 46750 49850 5 10 0 0 0 0 1
symversion=0.1
T 47100 48950 5 10 1 1 0 0 1
value=1 uF
T 46550 48950 5 10 0 1 0 0 1
footprint=0603.fp
T 46550 48950 5 10 0 1 0 0 1
model=TDK C1608X7R1C105M
}
N 46550 49400 47650 49400 4
N 47650 47700 47650 50900 4
N 47650 49150 47450 49150 4
N 47450 48550 47650 48550 4
N 46550 48150 46550 48350 4
N 46550 48250 47650 48250 4
N 46550 49400 46550 49350 4
C 41950 49800 1 0 1 capacitor-1.sym
{
T 41750 50500 5 10 0 0 0 6 1
device=CAPACITOR
T 41400 50050 5 10 1 1 0 6 1
refdes=C410
T 41750 50700 5 10 0 0 0 6 1
symversion=0.1
T 41400 49800 5 10 1 1 0 6 1
value=0.1 uF
T 41950 49800 5 10 0 1 0 0 1
footprint=0603.fp
T 41950 49800 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
N 41950 49750 41950 50000 4
N 41950 49550 40800 49550 4
N 40800 49550 40800 50000 4
N 40500 50000 41050 50000 4
C 40400 49700 1 0 0 gnd-1.sym
N 46550 48950 46550 48750 4
N 46550 48850 47950 48850 4
C 48150 48850 1 90 1 capacitor-1.sym
{
T 47450 48650 5 10 0 0 90 6 1
device=CAPACITOR
T 48050 48250 5 10 1 1 180 6 1
refdes=C411
T 47250 48650 5 10 0 0 90 6 1
symversion=0.1
T 48050 48050 5 10 1 1 180 6 1
value=0.1 uF
T 48150 48850 5 10 0 1 0 0 1
footprint=0603.fp
T 48150 48850 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
C 47750 49000 1 0 0 5V-plus-1.sym
N 47950 49000 47950 48850 4
C 48150 47700 1 90 1 capacitor-1.sym
{
T 47450 47500 5 10 0 0 90 6 1
device=CAPACITOR
T 48050 47100 5 10 1 1 180 6 1
refdes=C412
T 47250 47500 5 10 0 0 90 6 1
symversion=0.1
T 48050 46900 5 10 1 1 180 6 1
value=0.1 uF
T 48150 47700 5 10 0 1 0 0 1
footprint=0603.fp
T 48150 47700 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
N 46550 46750 47300 46750 4
N 47300 46750 47300 46500 4
N 47300 46500 49250 46500 4
N 47950 46500 47950 46800 4
C 46750 47750 1 0 0 capacitor-1.sym
{
T 46950 48450 5 10 0 0 0 0 1
device=CAPACITOR
T 46650 48000 5 10 1 1 0 0 1
refdes=C413
T 46950 48650 5 10 0 0 0 0 1
symversion=0.1
T 46650 47750 5 10 1 1 0 0 1
value=10 uF
T 46750 47750 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
T 46750 47750 5 10 0 1 0 0 1
footprint=0805.fp
}
N 46550 47700 46550 47750 4
N 47950 47950 47950 47700 4
N 46550 49750 47650 49750 4
N 41950 48750 38900 48750 4
N 38900 48750 38900 49850 4
C 38700 49850 1 0 0 3.3V-plus-1.sym
C 51500 50000 1 0 0 5V-plus-1.sym
N 51700 49750 51700 50000 4
N 51700 49550 50550 49550 4
N 50550 49550 50550 50000 4
N 50250 50000 50800 50000 4
C 50150 49700 1 0 0 gnd-1.sym
C 48200 49000 1 0 0 3.3V-plus-1.sym
N 49000 48750 49000 49100 4
C 51700 49800 1 0 1 capacitor-1.sym
{
T 51150 50050 5 10 1 1 0 6 1
refdes=C414
T 51150 49800 5 10 1 1 0 6 1
value=0.1 uF
T 51500 50500 5 10 0 0 0 6 1
device=CAPACITOR
T 51500 50700 5 10 0 0 0 6 1
symversion=0.1
T 51700 49800 5 10 0 1 0 0 1
footprint=0603.fp
T 51700 49800 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
N 51400 48350 51700 48350 4
N 51400 48550 51700 48550 4
N 51400 48950 51700 48950 4
N 51400 49350 51700 49350 4
N 51400 49150 51700 49150 4
N 48400 48750 51700 48750 4
C 56300 47250 1 0 0 capacitor-1.sym
{
T 56500 47950 5 10 0 0 0 0 1
device=CAPACITOR
T 56850 47500 5 10 1 1 0 0 1
refdes=C415
T 56500 48150 5 10 0 0 0 0 1
symversion=0.1
T 56850 47250 5 10 1 1 0 0 1
value=10 uF
T 56300 47250 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
T 56300 47250 5 10 0 1 0 0 1
footprint=0805.fp
}
N 56300 47350 56300 47550 4
N 56300 47150 57400 47150 4
N 57400 46950 57400 47700 4
N 57400 47450 57200 47450 4
N 56300 46950 57400 46950 4
C 57300 46650 1 0 0 gnd-1.sym
N 56300 47700 57700 47700 4
C 56300 48350 1 0 0 capacitor-1.sym
{
T 56500 49050 5 10 0 0 0 0 1
device=CAPACITOR
T 56850 48600 5 10 1 1 0 0 1
refdes=C416
T 56500 49250 5 10 0 0 0 0 1
symversion=0.1
T 56850 48350 5 10 1 1 0 0 1
value=1 uF
T 56300 48350 5 10 0 1 0 0 1
footprint=0603.fp
T 56300 48350 5 10 0 1 0 0 1
model=TDK C1608X7R1C105M
}
C 56300 48950 1 0 0 capacitor-1.sym
{
T 56500 49650 5 10 0 0 0 0 1
device=CAPACITOR
T 56850 49200 5 10 1 1 0 0 1
refdes=C417
T 56500 49850 5 10 0 0 0 0 1
symversion=0.1
T 56850 48950 5 10 1 1 0 0 1
value=1 uF
T 56300 48950 5 10 0 1 0 0 1
footprint=0603.fp
T 56300 48950 5 10 0 1 0 0 1
model=TDK C1608X7R1C105M
}
N 56300 49400 57400 49400 4
N 57400 47700 57400 50900 4
N 57400 49150 57200 49150 4
N 57200 48550 57400 48550 4
N 56300 48150 56300 48350 4
N 56300 48250 57400 48250 4
N 56300 49400 56300 49350 4
N 56300 48950 56300 48750 4
N 56300 48850 57700 48850 4
C 57900 48850 1 90 1 capacitor-1.sym
{
T 57200 48650 5 10 0 0 90 6 1
device=CAPACITOR
T 57750 48850 5 10 1 1 180 6 1
refdes=C418
T 57000 48650 5 10 0 0 90 6 1
symversion=0.1
T 57750 48650 5 10 1 1 180 6 1
value=0.1 uF
T 57900 48850 5 10 0 1 0 0 1
footprint=0603.fp
T 57900 48850 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
C 57500 49000 1 0 0 5V-plus-1.sym
N 57700 49000 57700 48850 4
C 57900 47700 1 90 1 capacitor-1.sym
{
T 57200 47500 5 10 0 0 90 6 1
device=CAPACITOR
T 57750 47100 5 10 1 1 180 6 1
refdes=C419
T 57000 47500 5 10 0 0 90 6 1
symversion=0.1
T 57750 46900 5 10 1 1 180 6 1
value=0.1 uF
T 57900 47700 5 10 0 1 0 0 1
footprint=0603.fp
T 57900 47700 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
N 56300 46750 57050 46750 4
N 57050 46750 57050 46500 4
N 57050 46500 57700 46500 4
N 57700 46500 57700 46800 4
C 56500 47750 1 0 0 capacitor-1.sym
{
T 56700 48450 5 10 0 0 0 0 1
device=CAPACITOR
T 56400 48000 5 10 1 1 0 0 1
refdes=C420
T 56700 48650 5 10 0 0 0 0 1
symversion=0.1
T 56400 47750 5 10 1 1 0 0 1
value=10 uF
T 56500 47750 5 10 0 1 0 0 1
footprint=0805.fp
T 56500 47750 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
N 56300 47700 56300 47750 4
N 57700 47950 57700 47700 4
N 56300 49750 57400 49750 4
C 57900 46500 1 180 0 5V-plus-1.sym
N 46750 47950 46550 47950 4
N 46750 47950 46750 44000 4
N 56500 47950 56300 47950 4
N 56500 44000 56500 47950 4
N 46750 44000 56500 44000 4
C 47200 46950 1 90 1 capacitor-1.sym
{
T 46500 46750 5 10 0 0 90 6 1
device=CAPACITOR
T 47050 46350 5 10 1 1 180 6 1
refdes=C421
T 46300 46750 5 10 0 0 90 6 1
symversion=0.1
T 47050 46150 5 10 1 1 180 6 1
value=0.1 uF
T 47200 46950 5 10 0 1 0 0 1
footprint=0603.fp
T 47200 46950 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}
N 47000 46050 46750 46050 4
C 49350 45000 1 0 1 adr421.sym
{
T 47750 46100 5 10 1 1 0 0 1
refdes=U405
T 48950 46300 5 10 0 0 0 6 1
device=ADR421
T 48950 46500 5 10 0 0 0 6 1
footprint=MSOP8.fp
}
C 48250 44800 1 0 0 gnd-1.sym
N 49250 45100 49250 46500 4
C 49050 46500 1 0 0 5V-plus-1.sym
N 47450 45800 47000 45800 4
N 47000 45800 47000 46050 4
C 48350 44900 1 0 0 capacitor-1.sym
{
T 48550 45600 5 10 0 0 0 0 1
device=CAPACITOR
T 48900 45150 5 10 1 1 0 0 1
refdes=C422
T 48550 45800 5 10 0 0 0 0 1
symversion=0.1
T 48900 44900 5 10 1 1 0 0 1
value=22 uF
T 48350 44900 5 10 0 1 0 0 1
footprint=0805.fp
T 48350 44900 5 10 0 1 0 0 1
model=Murata GRM21BR60J226ME39L
}
N 56300 49550 57650 49550 4
N 57650 49550 57650 53150 4
N 48150 53150 57650 53150 4
N 46550 49550 48150 49550 4
N 48150 49550 48150 53150 4
C 49100 49100 1 90 0 resistor-1.sym
{
T 48700 49400 5 10 0 0 90 0 1
device=RESISTOR
T 48900 50000 5 10 1 1 180 0 1
refdes=R401
T 48750 49800 5 10 1 1 180 0 1
value=10k
T 49100 49100 5 10 0 1 0 0 1
footprint=0805.fp
}
C 50250 49900 1 90 0 jumper-1.sym
{
T 49750 50200 5 8 0 0 90 0 1
device=JUMPER
T 49550 50600 5 10 1 1 180 0 1
refdes=J404
T 49150 50250 5 10 1 1 0 0 1
comment=int/ext ref select
T 50250 49900 5 10 0 1 0 0 1
footprint=JUMPER2.fp
T 50250 49900 5 10 1 1 0 0 1
model=FCI 77311-118-02LF
}
N 49000 50000 49000 53150 4
C 41200 46250 1 90 0 resistor-1.sym
{
T 40800 46550 5 10 0 0 90 0 1
device=RESISTOR
T 40900 46850 5 10 1 1 180 0 1
refdes=R402
T 40750 46650 5 10 1 1 180 0 1
value=10k
T 41200 46250 5 10 0 1 0 0 1
footprint=0805.fp
}
N 41100 47150 41950 47150 4
C 51000 47250 1 180 0 resistor-1.sym
{
T 50350 46800 5 10 1 1 0 0 1
refdes=R403
T 50350 46600 5 10 1 1 0 0 1
value=10k
T 50700 46850 5 10 0 0 180 0 1
device=RESISTOR
T 51000 47250 5 10 0 1 0 0 1
footprint=0805.fp
}
N 51700 47350 50850 47350 4
N 50850 47350 50850 47600 4
C 51400 48250 1 0 1 EMBEDDEDoutput-1.sym
[
P 51400 48350 51200 48350 1 0 0
{
T 51150 48300 5 6 0 0 0 6 1
pinseq=1
T 51150 48300 5 6 0 1 0 6 1
pinnumber=1
}
L 51200 48450 51200 48250 3 0 0 0 -1 -1
L 51200 48450 50700 48450 3 0 0 0 -1 -1
L 50700 48450 50600 48350 3 0 0 0 -1 -1
L 50600 48350 50700 48250 3 0 0 0 -1 -1
L 50700 48250 51200 48250 3 0 0 0 -1 -1
T 51300 48550 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 51300 48550 5 10 0 0 0 6 1
device=OUTPUT
T 50550 48300 5 10 1 1 0 6 1
value=AD2_RANGE
T 51400 48250 5 10 0 1 180 6 1
net=AD2_RANGE:1
}
C 41300 48050 1 0 1 EMBEDDEDoutput-1.sym
[
P 41300 48150 41100 48150 1 0 0
{
T 41050 48100 5 6 0 0 0 6 1
pinseq=1
T 41050 48100 5 6 0 1 0 6 1
pinnumber=1
}
L 41100 48250 41100 48050 3 0 0 0 -1 -1
L 41100 48250 40600 48250 3 0 0 0 -1 -1
L 40600 48250 40500 48150 3 0 0 0 -1 -1
L 40500 48150 40600 48050 3 0 0 0 -1 -1
L 40600 48050 41100 48050 3 0 0 0 -1 -1
T 41200 48350 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 41200 48350 5 10 0 0 0 6 1
device=OUTPUT
T 40450 48100 5 10 1 1 0 6 1
value=ADx_CONVSTA
T 41300 48050 5 10 0 1 180 6 1
net=ADx_CONVSTA:1
}
C 41300 47850 1 0 1 EMBEDDEDoutput-1.sym
[
P 41300 47950 41100 47950 1 0 0
{
T 41050 47900 5 6 0 0 0 6 1
pinseq=1
T 41050 47900 5 6 0 1 0 6 1
pinnumber=1
}
L 41100 48050 41100 47850 3 0 0 0 -1 -1
L 41100 48050 40600 48050 3 0 0 0 -1 -1
L 40600 48050 40500 47950 3 0 0 0 -1 -1
L 40500 47950 40600 47850 3 0 0 0 -1 -1
L 40600 47850 41100 47850 3 0 0 0 -1 -1
T 41200 48150 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 41200 48150 5 10 0 0 0 6 1
device=OUTPUT
T 40450 47900 5 10 1 1 0 6 1
value=ADx_CONVSTB
T 41300 47850 5 10 0 1 180 6 1
net=ADx_CONVSTB:1
}
C 41300 47650 1 0 1 EMBEDDEDoutput-1.sym
[
P 41300 47750 41100 47750 1 0 0
{
T 41050 47700 5 6 0 0 0 6 1
pinseq=1
T 41050 47700 5 6 0 1 0 6 1
pinnumber=1
}
L 41100 47850 41100 47650 3 0 0 0 -1 -1
L 41100 47850 40600 47850 3 0 0 0 -1 -1
L 40600 47850 40500 47750 3 0 0 0 -1 -1
L 40500 47750 40600 47650 3 0 0 0 -1 -1
L 40600 47650 41100 47650 3 0 0 0 -1 -1
T 41200 47950 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 41200 47950 5 10 0 0 0 6 1
device=OUTPUT
T 40450 47700 5 10 1 1 0 6 1
value=ADx_RESET
T 41300 47650 5 10 0 1 180 6 1
net=ADx_RESET:1
}
C 41300 47450 1 0 1 EMBEDDEDoutput-1.sym
[
P 41300 47550 41100 47550 1 0 0
{
T 41050 47500 5 6 0 0 0 6 1
pinseq=1
T 41050 47500 5 6 0 1 0 6 1
pinnumber=1
}
L 41100 47650 41100 47450 3 0 0 0 -1 -1
L 41100 47650 40600 47650 3 0 0 0 -1 -1
L 40600 47650 40500 47550 3 0 0 0 -1 -1
L 40500 47550 40600 47450 3 0 0 0 -1 -1
L 40600 47450 41100 47450 3 0 0 0 -1 -1
T 41200 47750 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 41200 47750 5 10 0 0 0 6 1
device=OUTPUT
T 40450 47500 5 10 1 1 0 6 1
value=ADx_SCLK
T 41300 47450 5 10 0 1 180 6 1
net=ADx_SCLK:1
}
C 50850 47500 1 0 1 EMBEDDEDoutput-1.sym
[
P 50850 47600 50650 47600 1 0 0
{
T 50600 47550 5 6 0 0 0 6 1
pinseq=1
T 50600 47550 5 6 0 1 0 6 1
pinnumber=1
}
L 50650 47700 50650 47500 3 0 0 0 -1 -1
L 50650 47700 50150 47700 3 0 0 0 -1 -1
L 50150 47700 50050 47600 3 0 0 0 -1 -1
L 50050 47600 50150 47500 3 0 0 0 -1 -1
L 50150 47500 50650 47500 3 0 0 0 -1 -1
T 50750 47800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 50750 47800 5 10 0 0 0 6 1
device=OUTPUT
T 50000 47550 5 10 1 1 0 6 1
value=AD2_\_CS\_
T 50850 47500 5 10 0 1 180 6 1
net=AD2_NCS:1
}
C 50000 47150 1 270 0 EMBEDDEDoutput-1.sym
[
P 50100 47150 50100 46950 1 0 0
{
T 50050 46900 5 6 0 0 270 0 1
pinseq=1
T 50050 46900 5 6 0 1 270 0 1
pinnumber=1
}
L 50200 46950 50000 46950 3 0 0 0 -1 -1
L 50200 46950 50200 46450 3 0 0 0 -1 -1
L 50200 46450 50100 46350 3 0 0 0 -1 -1
L 50100 46350 50000 46450 3 0 0 0 -1 -1
L 50000 46450 50000 46950 3 0 0 0 -1 -1
T 50300 47050 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 50300 47050 5 10 0 0 270 0 1
device=OUTPUT
T 50050 46300 5 10 1 1 270 0 1
value=AD2_BUSY
T 50000 47150 5 10 0 1 90 0 1
net=AD2_BUSY:1
}
C 54100 45000 1 0 0 EMBEDDEDoutput-1.sym
[
P 54100 45100 54300 45100 1 0 0
{
T 54350 45050 5 6 0 0 0 0 1
pinseq=1
T 54350 45050 5 6 0 1 0 0 1
pinnumber=1
}
L 54300 45200 54300 45000 3 0 0 0 -1 -1
L 54300 45200 54800 45200 3 0 0 0 -1 -1
L 54800 45200 54900 45100 3 0 0 0 -1 -1
L 54900 45100 54800 45000 3 0 0 0 -1 -1
L 54800 45000 54300 45000 3 0 0 0 -1 -1
T 54200 45300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 54200 45300 5 10 0 0 0 0 1
device=OUTPUT
T 54950 45050 5 10 1 1 0 0 1
value=AD2_DOUTA
T 54100 45000 5 10 0 1 180 0 1
net=AD2_DOUTA:1
}
C 54100 45200 1 0 0 EMBEDDEDoutput-1.sym
[
P 54100 45300 54300 45300 1 0 0
{
T 54350 45250 5 6 0 0 0 0 1
pinseq=1
T 54350 45250 5 6 0 1 0 0 1
pinnumber=1
}
L 54300 45400 54300 45200 3 0 0 0 -1 -1
L 54300 45400 54800 45400 3 0 0 0 -1 -1
L 54800 45400 54900 45300 3 0 0 0 -1 -1
L 54900 45300 54800 45200 3 0 0 0 -1 -1
L 54800 45200 54300 45200 3 0 0 0 -1 -1
T 54200 45500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 54200 45500 5 10 0 0 0 0 1
device=OUTPUT
T 54950 45250 5 10 1 1 0 0 1
value=AD2_DOUTB
T 54100 45200 5 10 0 1 180 0 1
net=AD2_DOUTB:1
}
C 44350 45250 1 0 0 EMBEDDEDoutput-1.sym
[
P 44350 45350 44550 45350 1 0 0
{
T 44600 45300 5 6 0 0 0 0 1
pinseq=1
T 44600 45300 5 6 0 1 0 0 1
pinnumber=1
}
L 44550 45450 44550 45250 3 0 0 0 -1 -1
L 44550 45450 45050 45450 3 0 0 0 -1 -1
L 45050 45450 45150 45350 3 0 0 0 -1 -1
L 45150 45350 45050 45250 3 0 0 0 -1 -1
L 45050 45250 44550 45250 3 0 0 0 -1 -1
T 44450 45550 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 44450 45550 5 10 0 0 0 0 1
device=OUTPUT
T 45250 45300 5 10 1 1 0 0 1
value=AD1_DOUTB
T 44350 45250 5 10 0 1 180 0 1
net=AD1_DOUTB:1
}
C 50350 40650 1 0 1 EMBEDDEDoutput-1.sym
[
P 50350 40750 50150 40750 1 0 0
{
T 50100 40700 5 6 0 0 0 6 1
pinseq=1
T 50100 40700 5 6 0 1 0 6 1
pinnumber=1
}
L 50150 40850 50150 40650 3 0 0 0 -1 -1
L 50150 40850 49650 40850 3 0 0 0 -1 -1
L 49650 40850 49550 40750 3 0 0 0 -1 -1
L 49550 40750 49650 40650 3 0 0 0 -1 -1
L 49650 40650 50150 40650 3 0 0 0 -1 -1
T 50250 40950 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 50250 40950 5 10 0 0 0 6 1
device=OUTPUT
T 49450 40700 5 10 1 1 0 6 1
value=DA_DIN
T 50350 40650 5 10 0 1 180 6 1
net=DA_DIN:1
}
C 50350 40250 1 0 1 EMBEDDEDoutput-1.sym
[
P 50350 40350 50150 40350 1 0 0
{
T 50100 40300 5 6 0 0 0 6 1
pinseq=1
T 50100 40300 5 6 0 1 0 6 1
pinnumber=1
}
L 50150 40450 50150 40250 3 0 0 0 -1 -1
L 50150 40450 49650 40450 3 0 0 0 -1 -1
L 49650 40450 49550 40350 3 0 0 0 -1 -1
L 49550 40350 49650 40250 3 0 0 0 -1 -1
L 49650 40250 50150 40250 3 0 0 0 -1 -1
T 50250 40550 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 50250 40550 5 10 0 0 0 6 1
device=OUTPUT
T 49450 40300 5 10 1 1 0 6 1
value=DA_SCLK
T 50350 40250 5 10 0 1 180 6 1
net=DA_SCLK:1
}
C 50350 41350 1 0 1 EMBEDDEDoutput-1.sym
[
P 50350 41450 50150 41450 1 0 0
{
T 50100 41400 5 6 0 0 0 6 1
pinseq=1
T 50100 41400 5 6 0 1 0 6 1
pinnumber=1
}
L 50150 41550 50150 41350 3 0 0 0 -1 -1
L 50150 41550 49650 41550 3 0 0 0 -1 -1
L 49650 41550 49550 41450 3 0 0 0 -1 -1
L 49550 41450 49650 41350 3 0 0 0 -1 -1
L 49650 41350 50150 41350 3 0 0 0 -1 -1
T 50250 41650 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 50250 41650 5 10 0 0 0 6 1
device=OUTPUT
T 49450 41400 5 10 1 1 0 6 1
value=DA_\_LDAC\_
T 50350 41350 5 10 0 1 180 6 1
net=DA_NLDAC:1
}
C 50350 40450 1 0 1 EMBEDDEDoutput-1.sym
[
P 50350 40550 50150 40550 1 0 0
{
T 50100 40500 5 6 0 0 0 6 1
pinseq=1
T 50100 40500 5 6 0 1 0 6 1
pinnumber=1
}
L 50150 40650 50150 40450 3 0 0 0 -1 -1
L 50150 40650 49650 40650 3 0 0 0 -1 -1
L 49650 40650 49550 40550 3 0 0 0 -1 -1
L 49550 40550 49650 40450 3 0 0 0 -1 -1
L 49650 40450 50150 40450 3 0 0 0 -1 -1
T 50250 40750 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 50250 40750 5 10 0 0 0 6 1
device=OUTPUT
T 49450 40500 5 10 1 1 0 6 1
value=DA_\_SYNC\_
T 50350 40450 5 10 0 1 180 6 1
net=DA_NSYNC:1
}
C 44750 40350 1 180 1 EMBEDDEDoutput-1.sym
[
P 44750 40250 44950 40250 1 0 0
{
T 45000 40300 5 6 0 1 180 6 1
pinnumber=1
T 45000 40300 5 6 0 0 180 6 1
pinseq=1
}
L 44950 40150 44950 40350 3 0 0 0 -1 -1
L 44950 40150 45450 40150 3 0 0 0 -1 -1
L 45450 40150 45550 40250 3 0 0 0 -1 -1
L 45550 40250 45450 40350 3 0 0 0 -1 -1
L 45450 40350 44950 40350 3 0 0 0 -1 -1
T 44850 40050 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 44850 40050 5 10 0 0 180 6 1
device=OUTPUT
T 45650 40300 5 10 1 1 180 6 1
value=GPS_SCL
T 44750 40350 5 10 0 1 0 6 1
net=GPS_SCL:1
}
C 40450 41150 1 180 0 EMBEDDEDoutput-1.sym
[
P 40450 41050 40250 41050 1 0 0
{
T 40200 41100 5 6 0 1 180 0 1
pinnumber=1
T 40200 41100 5 6 0 0 180 0 1
pinseq=1
}
L 40250 40950 40250 41150 3 0 0 0 -1 -1
L 40250 40950 39750 40950 3 0 0 0 -1 -1
L 39750 40950 39650 41050 3 0 0 0 -1 -1
L 39650 41050 39750 41150 3 0 0 0 -1 -1
L 39750 41150 40250 41150 3 0 0 0 -1 -1
T 40350 40850 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 40350 40850 5 10 0 0 180 0 1
device=OUTPUT
T 39550 41100 5 10 1 1 180 0 1
value=GPS_1PPS
T 40450 41150 5 10 0 1 0 0 1
net=GPS_1PPS:1
}
C 44750 40550 1 180 1 EMBEDDEDoutput-1.sym
[
P 44750 40450 44950 40450 1 0 0
{
T 45000 40500 5 6 0 1 180 6 1
pinnumber=1
T 45000 40500 5 6 0 0 180 6 1
pinseq=1
}
L 44950 40350 44950 40550 3 0 0 0 -1 -1
L 44950 40350 45450 40350 3 0 0 0 -1 -1
L 45450 40350 45550 40450 3 0 0 0 -1 -1
L 45550 40450 45450 40550 3 0 0 0 -1 -1
L 45450 40550 44950 40550 3 0 0 0 -1 -1
T 44850 40250 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 44850 40250 5 10 0 0 180 6 1
device=OUTPUT
T 45650 40500 5 10 1 1 180 6 1
value=GPS_SDA
T 44750 40550 5 10 0 1 0 6 1
net=GPS_SDA:1
}
N 44750 40250 44600 40250 4
N 40450 40850 42400 40850 4
N 40450 41050 42400 41050 4
N 44750 40450 44600 40450 4
T 40700 39300 9 8 1 0 0 0 1
50-ohm shielded ustrip
C 40600 39750 1 0 0 inductor-1.sym
{
T 40800 40250 5 10 0 0 0 0 1
device=INDUCTOR
T 41200 40300 5 10 1 1 180 0 1
refdes=L401
T 40800 40450 5 10 0 0 0 0 1
symversion=0.1
T 40800 40000 5 10 1 1 0 0 1
value=27 nH
T 40600 39750 5 10 0 1 270 0 1
footprint=0402.fp
T 40600 39750 5 10 0 1 270 0 1
model=Murata LQG15HS27NJ02
}
C 41500 39750 1 0 0 resistor-1.sym
{
T 41800 40150 5 10 0 0 0 0 1
device=RESISTOR
T 41700 40150 5 10 1 1 0 0 1
refdes=R404
T 41700 40000 5 10 1 1 0 0 1
value=10
T 41500 39750 5 10 0 1 0 0 1
footprint=1210.fp
T 41500 39750 5 10 0 1 0 0 1
model=Panasonic ERJ-14YJ100U
}
N 48400 49000 48400 48750 4
N 49250 50000 49000 50000 4
C 47100 44900 1 90 0 terminal-1.sym
{
T 46350 45210 5 10 0 0 90 0 1
device=terminal
T 46500 45210 5 10 0 0 90 0 1
footprint=tp_large.fp
T 46900 45150 5 10 1 1 180 6 1
refdes=T401
}
C 40500 50850 1 0 0 resistor-1.sym
{
T 40800 51250 5 10 0 0 0 0 1
device=RESISTOR
T 41000 51950 5 10 1 1 180 0 1
refdes=R406
T 41250 51950 5 10 1 1 180 0 1
value=0
T 40500 50850 5 10 0 1 270 0 1
footprint=0805.fp
T 40500 50850 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 40500 50750 1 0 0 resistor-1.sym
{
T 40800 51150 5 10 0 0 0 0 1
device=RESISTOR
T 41000 51750 5 10 1 1 180 0 1
refdes=R407
T 41250 51750 5 10 1 1 180 0 1
value=0
T 40500 50750 5 10 0 1 270 0 1
footprint=0805.fp
T 40500 50750 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 40500 50650 1 0 0 resistor-1.sym
{
T 40800 51050 5 10 0 0 0 0 1
device=RESISTOR
T 41000 51550 5 10 1 1 180 0 1
refdes=R408
T 41250 51550 5 10 1 1 180 0 1
value=0
T 40500 50650 5 10 0 1 270 0 1
footprint=0805.fp
T 40500 50650 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 40500 50550 1 0 0 resistor-1.sym
{
T 40800 50950 5 10 0 0 0 0 1
device=RESISTOR
T 41000 51350 5 10 1 1 180 0 1
refdes=R409
T 41250 51350 5 10 1 1 180 0 1
value=0
T 40500 50550 5 10 0 1 270 0 1
footprint=0805.fp
T 40500 50550 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 46750 50800 1 0 0 resistor-1.sym
{
T 47050 51200 5 10 0 0 0 0 1
device=RESISTOR
T 47250 51900 5 10 1 1 180 0 1
refdes=R410
T 47500 51900 5 10 1 1 180 0 1
value=0
T 46750 50800 5 10 0 1 270 0 1
footprint=0805.fp
T 46750 50800 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
N 42950 51350 42950 50550 4
N 43350 50550 43350 51350 4
C 46750 50700 1 0 0 resistor-1.sym
{
T 47050 51100 5 10 0 0 0 0 1
device=RESISTOR
T 47250 51700 5 10 1 1 180 0 1
refdes=R411
T 47500 51700 5 10 1 1 180 0 1
value=0
T 46750 50700 5 10 0 1 270 0 1
footprint=0805.fp
T 46750 50700 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 46750 50600 1 0 0 resistor-1.sym
{
T 47050 51000 5 10 0 0 0 0 1
device=RESISTOR
T 47250 51500 5 10 1 1 180 0 1
refdes=R412
T 47500 51500 5 10 1 1 180 0 1
value=0
T 46750 50600 5 10 0 1 270 0 1
footprint=0805.fp
T 46750 50600 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 46750 50500 1 0 0 resistor-1.sym
{
T 47050 50900 5 10 0 0 0 0 1
device=RESISTOR
T 47250 51300 5 10 1 1 180 0 1
refdes=R413
T 47500 51300 5 10 1 1 180 0 1
value=0
T 46750 50500 5 10 0 1 270 0 1
footprint=0805.fp
T 46750 50500 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
N 40500 50950 40500 50000 4
N 46750 50600 45750 50600 4
N 46750 50800 44950 50800 4
N 46750 50900 44550 50900 4
N 46750 50700 45350 50700 4
N 41400 50650 42950 50650 4
N 41400 50750 43350 50750 4
N 41400 50850 43750 50850 4
N 41400 50950 44150 50950 4
N 54100 50550 54100 51000 4
N 54100 51000 56150 51000 4
N 56150 51000 56150 53050 4
N 56150 53050 54300 53050 4
C 56500 50800 1 0 0 resistor-1.sym
{
T 56800 51200 5 10 0 0 0 0 1
device=RESISTOR
T 57000 51900 5 10 1 1 180 0 1
refdes=R414
T 57250 51900 5 10 1 1 180 0 1
value=0
T 56500 50800 5 10 0 1 270 0 1
footprint=0805.fp
T 56500 50800 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 56500 50700 1 0 0 resistor-1.sym
{
T 56800 51100 5 10 0 0 0 0 1
device=RESISTOR
T 57000 51700 5 10 1 1 180 0 1
refdes=R415
T 57250 51700 5 10 1 1 180 0 1
value=0
T 56500 50700 5 10 0 1 270 0 1
footprint=0805.fp
T 56500 50700 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 56500 50600 1 0 0 resistor-1.sym
{
T 56800 51000 5 10 0 0 0 0 1
device=RESISTOR
T 57000 51500 5 10 1 1 180 0 1
refdes=R416
T 57250 51500 5 10 1 1 180 0 1
value=0
T 56500 50600 5 10 0 1 270 0 1
footprint=0805.fp
T 56500 50600 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 56500 50500 1 0 0 resistor-1.sym
{
T 56800 50900 5 10 0 0 0 0 1
device=RESISTOR
T 57000 51300 5 10 1 1 180 0 1
refdes=R417
T 57250 51300 5 10 1 1 180 0 1
value=0
T 56500 50500 5 10 0 1 270 0 1
footprint=0805.fp
T 56500 50500 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
N 56500 50900 54300 50900 4
N 56500 50800 54700 50800 4
N 56500 50700 55100 50700 4
N 56500 50600 55500 50600 4
C 50550 50850 1 0 0 resistor-1.sym
{
T 50850 51250 5 10 0 0 0 0 1
device=RESISTOR
T 51050 51950 5 10 1 1 180 0 1
refdes=R418
T 51300 51950 5 10 1 1 180 0 1
value=0
T 50550 50850 5 10 0 1 270 0 1
footprint=0805.fp
T 50550 50850 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 50550 50750 1 0 0 resistor-1.sym
{
T 50850 51150 5 10 0 0 0 0 1
device=RESISTOR
T 51050 51750 5 10 1 1 180 0 1
refdes=R419
T 51300 51750 5 10 1 1 180 0 1
value=0
T 50550 50750 5 10 0 1 270 0 1
footprint=0805.fp
T 50550 50750 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 50550 50650 1 0 0 resistor-1.sym
{
T 50850 51050 5 10 0 0 0 0 1
device=RESISTOR
T 51050 51550 5 10 1 1 180 0 1
refdes=R420
T 51300 51550 5 10 1 1 180 0 1
value=0
T 50550 50650 5 10 0 1 270 0 1
footprint=0805.fp
T 50550 50650 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
C 50550 50550 1 0 0 resistor-1.sym
{
T 50850 50950 5 10 0 0 0 0 1
device=RESISTOR
T 51050 51350 5 10 1 1 180 0 1
refdes=R421
T 51300 51350 5 10 1 1 180 0 1
value=0
T 50550 50550 5 10 0 1 270 0 1
footprint=0805.fp
T 50550 50550 5 10 0 1 0 0 1
comment=jumper, or same input resistance as Vx pin
}
N 50550 50950 50550 50000 4
N 51450 50950 53900 50950 4
N 51450 50850 53500 50850 4
N 51450 50750 53100 50750 4
N 51450 50650 52700 50650 4
N 56800 43650 56800 41750 4
N 56800 41750 56950 41750 4
C 57400 43700 1 270 1 EMBEDDEDoutput-1.sym
[
P 57500 43700 57500 43900 1 0 0
{
T 57450 43950 5 6 0 0 270 6 1
pinseq=1
T 57450 43950 5 6 0 1 270 6 1
pinnumber=1
}
L 57600 43900 57400 43900 3 0 0 0 -1 -1
L 57600 43900 57600 44400 3 0 0 0 -1 -1
L 57600 44400 57500 44500 3 0 0 0 -1 -1
L 57500 44500 57400 44400 3 0 0 0 -1 -1
L 57400 44400 57400 43900 3 0 0 0 -1 -1
T 57700 43800 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 57700 43800 5 10 0 0 270 6 1
device=OUTPUT
T 57400 44600 5 10 1 1 270 6 1
value=OSC_VC
T 57400 43700 5 10 0 1 90 6 1
net=OSC_VC:1
}
N 53750 40250 53050 40250 4
N 56950 40550 56600 40550 4
N 56600 40550 56600 38950 4
N 56600 38950 53400 38950 4
N 53400 38950 53400 41250 4
N 53400 41250 53050 41250 4
N 53050 41050 53300 41050 4
N 53300 41050 53300 38850 4
N 53300 38850 56700 38850 4
N 56950 40150 56700 40150 4
N 56700 40150 56700 38850 4
N 53050 40850 53200 40850 4
N 53200 40850 53200 38750 4
N 53200 38750 58500 38750 4
N 58500 38750 58500 40550 4
N 58500 40550 58350 40550 4
N 53050 40650 53100 40650 4
N 53100 40650 53100 38650 4
N 53100 38650 58600 38650 4
N 58600 38650 58600 40150 4
N 58600 40150 58350 40150 4
N 56400 40650 56850 40650 4
N 56850 40650 56850 40950 4
N 56850 40950 56950 40950 4
N 56400 40850 56750 40850 4
N 56750 40850 56750 41350 4
N 56750 41350 56950 41350 4
N 58350 40950 58500 40950 4
N 58500 40950 58500 43300 4
N 58500 43300 56650 43300 4
N 56650 43300 56650 41050 4
N 56650 41050 56400 41050 4
N 58350 41350 58600 41350 4
N 58600 41350 58600 43400 4
N 58600 43400 56550 43400 4
N 56550 43400 56550 41250 4
N 56550 41250 56400 41250 4
N 57500 43700 57500 43400 4
N 56400 41550 56450 41550 4
N 56450 41550 56450 43500 4
N 56450 43500 58700 43500 4
N 58700 43500 58700 41750 4
N 58700 41750 58350 41750 4
C 42300 38950 1 0 0 ublox6_neo.sym
{
T 44300 41750 5 10 1 1 0 6 1
refdes=U406
T 42700 41950 5 10 0 0 0 0 1
device=u-blox NEO6
T 42700 42150 5 10 0 0 0 0 1
footprint=ublox6_neo.fp
T 41300 38750 5 10 1 1 0 0 1
comment=3V module (e.g. NEO-6Q or NEO-6T)
}
C 39850 38950 1 0 0 MCX-1.sym
{
T 39850 40300 5 10 0 0 0 0 1
device=MCX
T 39800 39750 5 10 1 1 0 0 1
refdes=J406
T 39850 38950 5 10 0 0 0 0 1
footprint=sma_through_hole.fp
T 39850 38950 5 10 0 1 0 0 1
model=TE 5-1814832-1
}
N 40350 39450 42400 39450 4
N 42400 39650 39700 39650 4
N 39700 39650 39700 38950 4
N 39700 38950 40300 38950 4
N 40300 38950 40300 39250 4
N 40300 39250 42400 39250 4
C 39850 38650 1 0 0 gnd-1.sym
N 42400 40050 42400 39850 4
C 40450 40750 1 180 0 EMBEDDEDoutput-1.sym
[
L 39750 40750 40250 40750 3 0 0 0 -1 -1
L 39650 40650 39750 40750 3 0 0 0 -1 -1
L 39750 40550 39650 40650 3 0 0 0 -1 -1
L 40250 40550 39750 40550 3 0 0 0 -1 -1
L 40250 40550 40250 40750 3 0 0 0 -1 -1
P 40450 40650 40250 40650 1 0 0
{
T 40200 40700 5 6 0 0 180 0 1
pinseq=1
T 40200 40700 5 6 0 1 180 0 1
pinnumber=1
}
T 40350 40450 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 40350 40450 5 10 0 0 180 0 1
device=OUTPUT
T 39550 40700 5 10 1 1 180 0 1
value=GPS_USBDM
T 40450 40750 5 10 0 1 0 0 1
net=GPS_USBDM:1
}
C 40450 40950 1 180 0 EMBEDDEDoutput-1.sym
[
P 40450 40850 40250 40850 1 0 0
{
T 40200 40900 5 6 0 1 180 0 1
pinnumber=1
T 40200 40900 5 6 0 0 180 0 1
pinseq=1
}
L 40250 40750 40250 40950 3 0 0 0 -1 -1
L 40250 40750 39750 40750 3 0 0 0 -1 -1
L 39750 40750 39650 40850 3 0 0 0 -1 -1
L 39650 40850 39750 40950 3 0 0 0 -1 -1
L 39750 40950 40250 40950 3 0 0 0 -1 -1
T 40350 40650 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 40350 40650 5 10 0 0 180 0 1
device=OUTPUT
T 39550 40900 5 10 1 1 180 0 1
value=GPS_EXTINT
T 40450 40950 5 10 0 1 0 0 1
net=GPS_EXTINT:1
}
C 40450 40550 1 180 0 EMBEDDEDoutput-1.sym
[
P 40450 40450 40250 40450 1 0 0
{
T 40200 40500 5 6 0 1 180 0 1
pinnumber=1
T 40200 40500 5 6 0 0 180 0 1
pinseq=1
}
L 40250 40350 40250 40550 3 0 0 0 -1 -1
L 40250 40350 39750 40350 3 0 0 0 -1 -1
L 39750 40350 39650 40450 3 0 0 0 -1 -1
L 39650 40450 39750 40550 3 0 0 0 -1 -1
L 39750 40550 40250 40550 3 0 0 0 -1 -1
T 40350 40250 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 40350 40250 5 10 0 0 180 0 1
device=OUTPUT
T 39550 40500 5 10 1 1 180 0 1
value=GPS_USBDP
T 40450 40550 5 10 0 1 0 0 1
net=GPS_USBDP:1
}
C 45150 38050 1 0 0 gnd-1.sym
N 44600 39450 47250 39450 4
N 44600 38350 46450 38350 4
N 44600 38350 44600 39250 4
C 44750 40150 1 180 1 EMBEDDEDoutput-1.sym
[
T 44850 39850 5 10 0 0 180 6 1
device=OUTPUT
L 45450 40150 44950 40150 3 0 0 0 -1 -1
L 45550 40050 45450 40150 3 0 0 0 -1 -1
L 45450 39950 45550 40050 3 0 0 0 -1 -1
L 44950 39950 45450 39950 3 0 0 0 -1 -1
L 44950 39950 44950 40150 3 0 0 0 -1 -1
P 44750 40050 44950 40050 1 0 0
{
T 45000 40100 5 6 0 1 180 6 1
pinnumber=1
T 45000 40100 5 6 0 0 180 6 1
pinseq=1
}
]
{
T 44850 39850 5 10 0 0 180 6 1
device=OUTPUT
T 45650 40100 5 10 1 1 180 6 1
value=GPS_TXRDY
T 44750 40150 5 10 0 1 0 6 1
net=GPS_TXRDY:1
}
N 44750 40050 44600 40050 4
N 40600 39850 40600 39450 4
C 41100 40550 1 0 0 resistor-1.sym
{
T 41400 40950 5 10 0 0 0 0 1
device=RESISTOR
T 41150 41350 5 10 1 1 0 0 1
refdes=R422
T 41750 41350 5 10 1 1 0 0 1
value=22
T 41100 40550 5 10 0 1 0 0 1
footprint=0805.fp
}
C 41100 40350 1 0 0 resistor-1.sym
{
T 41400 40750 5 10 0 0 0 0 1
device=RESISTOR
T 41150 41150 5 10 1 1 0 0 1
refdes=R423
T 41750 41150 5 10 1 1 0 0 1
value=22
T 41100 40350 5 10 0 1 0 0 1
footprint=0805.fp
}
N 40450 40650 41100 40650 4
N 40450 40450 41100 40450 4
N 42000 40650 42400 40650 4
N 42000 40450 42400 40450 4
C 44900 40950 1 0 0 gnd-1.sym
N 44600 41450 45000 41450 4
N 45000 41450 45000 41250 4
N 44600 41250 45000 41250 4
N 47250 39450 47250 39650 4
C 44750 40750 1 180 1 EMBEDDEDoutput-1.sym
[
L 45450 40750 44950 40750 3 0 0 0 -1 -1
L 45550 40650 45450 40750 3 0 0 0 -1 -1
L 45450 40550 45550 40650 3 0 0 0 -1 -1
L 44950 40550 45450 40550 3 0 0 0 -1 -1
L 44950 40550 44950 40750 3 0 0 0 -1 -1
P 44750 40650 44950 40650 1 0 0
{
T 45000 40700 5 6 0 1 180 6 1
pinnumber=1
T 45000 40700 5 6 0 0 180 6 1
pinseq=1
}
T 44850 40450 5 10 0 0 180 6 1
device=OUTPUT
]
{
T 44850 40450 5 10 0 0 180 6 1
device=OUTPUT
T 45650 40700 5 10 1 1 180 6 1
value=GPS_RESV
T 44750 40750 5 10 0 1 0 6 1
net=GPS_RESV:1
}
N 44750 40650 44600 40650 4
C 46450 39850 1 180 0 schottky-1.sym
{
T 46128 39178 5 10 0 0 180 0 1
device=DIODE
T 46250 39350 5 10 1 1 180 0 1
refdes=D401
T 46109 39018 5 10 0 1 180 0 1
footprint=SOD123.fp
T 46450 39850 5 10 0 1 0 0 1
model=NXP BAT54H,115
}
C 45650 38750 1 90 0 resistor-1.sym
{
T 45250 39050 5 10 0 0 90 0 1
device=RESISTOR
T 46100 38950 5 10 1 1 180 0 1
refdes=R405
T 45850 38750 5 10 1 1 180 0 1
value=1k
T 45650 38750 5 10 0 1 90 0 1
footprint=0805.fp
}
C 45300 38950 1 180 0 battery-1.sym
{
T 45000 38050 5 10 0 0 180 0 1
device=BATTERY
T 44700 39050 5 10 1 1 0 0 1
refdes=B401
T 45000 37650 5 10 0 0 180 0 1
symversion=0.1
T 45300 38950 5 10 0 0 0 0 1
footprint=ML1220_F1AN.fp
T 45300 38950 5 10 0 1 0 0 1
model=Panasonic ML1220_F1AN
}
N 46450 38450 46450 38350 4
N 46450 39350 46450 39450 4
N 46450 39650 46450 39450 4
C 47050 39650 1 0 0 3.3V_LDO-plus-1.sym
N 45550 38750 45300 38750 4
N 44600 39650 45300 39650 4
N 45300 39650 45300 38750 4
N 42400 40250 42250 40250 4
C 42050 42050 1 0 0 3.3V_LDO-plus-1.sym
N 42250 40250 42250 42050 4
C 46250 39350 1 270 0 capacitor-1.sym
{
T 46950 39150 5 10 0 0 270 0 1
device=CAPACITOR
T 47150 39150 5 10 0 0 270 0 1
symversion=0.1
T 46550 38550 5 10 1 1 0 0 1
refdes=C423
T 46550 38350 5 10 1 1 0 0 1
value=0.1 uF
T 46250 39350 5 10 0 1 0 0 1
footprint=0603.fp
T 46250 39350 5 10 0 1 0 0 1
model=TDK C1608X7R1C104K
}