Skip to content

Issues: black-parrot/black-parrot

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

67 Open 343 Closed
67 Open 343 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Unit Testing black parrot Modules unassigned
#1224 opened Jul 9, 2024 by garyz712
5
Code coverage report unassigned
#1222 opened May 20, 2024 by bekbeis
Dead link clarity Code Clarity Issue help wanted Extra attention is needed unassigned
#1221 opened May 15, 2024 by dpetrisko
Simulation behavior error unassigned
#1197 opened Oct 12, 2023 by Jeremy-Jia
9
Fatal Issue : Disk Quota Exceeded unassigned
#1194 opened Sep 11, 2023 by srinisy-22
71
Potential PPA Optimization: I$ can have 32b banks ppa_medium Medium impact PPA improvement unassigned
#1147 opened Dec 11, 2022 by dpetrisko
2
Investigate Zachary Snow's SystemVerilog to Verilog HDL converter (sv2v) unassigned
#1056 opened Mar 4, 2022 by omasanori
2
Add .editorconfig file unassigned
#1048 opened Feb 26, 2022 by omasanori
Update references to the ISA manual to a ratified version unassigned
#1038 opened Feb 17, 2022 by omasanori
2
[Feature request] Write exception PC to mtval on instruction access fault unassigned
#1018 opened Jan 30, 2022 by mysoreanoop
BE testbench trace_gen.py generates trace replay commands with multiple widths testing Testing / verification related unassigned
#1006 opened Jan 7, 2022 by muwyse
CLINT Memory Map in BP unassigned
#1002 opened Jan 2, 2022 by Yuan-Mao
6
Implement PMP unassigned
#991 opened Dec 27, 2021 by dpetrisko
4 tasks
Support RISCV OS-A Platform Spec unassigned
#989 opened Dec 26, 2021 by dpetrisko
Parameterize SoC address map unassigned
#934 opened Sep 29, 2021 by dpetrisko
Add DRAM base address register enhancement New feature or request unassigned
#891 opened Jun 13, 2021 by dpetrisko
Test higher DRAM space enhancement New feature or request unassigned
#854 opened Apr 29, 2021 by dpetrisko
bp-tests/uncached_mode_test passes on default configuration but fails with e_bp_unicore_l1_tiny_cfg bug Something isn't working
#847 opened Apr 22, 2021 by WasabiFan
@muwyse @Shashank-Vijay
4
Update debug_boot.md with multicore paths clarity Code Clarity Issue
#818 opened Mar 26, 2021 by dpetrisko
@dpetrisko
Switch verilator testbenches from Verilated:: to VerilatedContext flow Build issues or enhancements, makefile restructuring help wanted Extra attention is needed unassigned
#817 opened Mar 25, 2021 by troibe
Passthrough write-buffer for no-l2 configurations enhancement New feature or request good class project This would be a good project for an advanced student, used for pathfinding. unassigned
#794 opened Mar 8, 2021 by dpetrisko
Add assertion for dram size clarity Code Clarity Issue unassigned
#792 opened Mar 5, 2021 by dpetrisko
Add example quad core mapping to platform address map clarity Code Clarity Issue help wanted Extra attention is needed unassigned
#790 opened Mar 5, 2021 by dpetrisko
UC read/write ops in mem_cmd/mem_resp are unchecked clarity Code Clarity Issue unassigned
#781 opened Feb 26, 2021 by dpetrisko
@muwyse
1
Update Platform Guide clarity Code Clarity Issue unassigned
#752 opened Feb 5, 2021 by dpetrisko
@dpetrisko
ProTip! Find all open issues with in progress development work with linked:pr.