# Using the SDRAM Memory on Altera's DE2 Board with Verilog Design

This tutorial explains how the SDRAM chip on Altera's DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder. The discussion is based on the assumption that the reader has access to a DE2 board and is familiar with the material in the tutorial *Introduction to the Altera SOPC Builder Using Verilog Design*.

The screen captures in the tutorial were obtained using the Quartus<sup>®</sup> II version 8.0; if other versions of the software are used, some of the images may be slightly different.

#### **Contents:**

Example Nios II System
The SDRAM Interface
Using the SOPC Builder to Generate the Nios II System
Integration of the Nios II System into the Quartus II Project
Using a Phase-Locked Loop

The introductory tutorial *Introduction to the Altera SOPC Builder Using Verilog Design* explains how the memory in the Cyclone II FPGA chip can be used in the context of a simple Nios II system. For practical applications it is necessary to have a much larger memory. The Altera DE2 board contains an SDRAM chip that can store 8 Mbytes of data. This memory is organized as 1M x 16 bits x 4 banks. The SDRAM chip requires careful timing control. To provide access to the SDRAM chip, the SOPC Builder implements an *SDRAM Controller* circuit. This circuit generates the signals needed to deal with the SDRAM chip.

## 1 Example Nios II System

As an illustrative example, we will add the SDRAM to the Nios II system described in the *Introduction to the Altera SOPC Builder Using Verilog Design* tutorial. Figure 1 gives the block diagram of our example system.




Figure 1. Example Nios II system implemented on the DE2 board.

The system realizes a trivial task. Eight toggle switches on the DE2 board, SW7-0, are used to turn on or off the eight green LEDs, LEDG7-0. The switches are connected to the Nios II system by means of a parallel I/O

interface configured to act as an input port. The LEDs are driven by the signals from another parallel I/O interface configured to act as an output port. To achieve the desired operation, the eight-bit pattern corresponding to the state of the switches has to be sent to the output port to activate the LEDs. This will be done by having the Nios II processor execute an application program. Continuous operation is required, such that as the switches are toggled the lights change accordingly.

The introductory tutorial showed how we can use the SOPC Builder to design the hardware needed to implement this task, assuming that the application program which reads the state of the toggle switches and sets the green LEDs accordingly is loaded into a memory block in the FPGA chip. In this tutorial, we will explain how the SDRAM chip on the DE2 board can be included in the system in Figure 1, so that our application program can be run from the SDRAM rather than from the on-chip memory.

Doing this tutorial, the reader will learn about:

- Using the SOPC Builder to include an SDRAM interface for a Nios II-based system
- Timing issues with respect to the SDRAM on the DE2 board
- Using a phase-locked loop (PLL) to control the clock timing

#### 2 The SDRAM Interface

The SDRAM chip on the DE2 board has the capacity of 64 Mbits (8 Mbytes). It is organized as 1M x 16 bits x 4 banks. The signals needed to communicate with this chip are shown in Figure 2. All of the signals, except the clock, can be provided by the SDRAM Controller that can be generated by using the SOPC Builder. The clock signal is provided separately. It has to meet the clock-skew requirements as explained in section 5. Note that some signals are active low, which is denoted by the suffix N.




Figure 2. The SDRAM signals.

# 3 Using the SOPC Builder to Generate the Nios II System

Our starting point will be the Nios II system discussed in the *Introduction to the Altera SOPC Builder Using Verilog Design* tutorial, which we implemented in a project called *lights*. We specified the system shown in Figure 3.




Figure 3. The Nios II system defined in the introductory tutorial.

If you saved the *lights* project, then open this project in the Quartus II software and then open the SOPC Builder. Otherwise, you need to create and implement the project, as explained in the introductory tutorial, to obtain the system shown in the figure.

To add the SDRAM, in the window of Figure 3 select Memories and Memory Controllers > SDRAM > SDRAM Controller and click Add. A window depicted in Figure 4 appears. Select *Custom* from the Presets drop-down list. Set the Data Width parameter to 16 bits and leave the default values for the rest. Since we will not simulate the system in this tutorial, do not select the option Include a functional memory model in the system testbench. Click Finish. Now, in the window of Figure 3, there will be an **sdram** module added to the design. Select the command System > Auto-Assign Base Addresses to produce the assignment shown in Figure 5. Observe that the SOPC Builder assigned the base address 0x00800000 to the SDRAM. To make use of the SDRAM, we need to configure the reset vector and exception vector of the Nios II processor. Right-click on the Cpu and then select Edit to reach the window in Figure 6. Select sdram to be the memory device for both reset vector and exception vector, as shown in the figure. Click Finish to return to the System Contents tab and regenerate the system.



Figure 4. Add the SDRAM Controller.




Figure 5. The expanded Nios II system.




Figure 6. Define the reset vector and the exception vector.

The augmented Verilog module generated by the SOPC Builder is in the file *nios\_system.v* in the directory of the project. Figure 7 depicts the portion of the code that defines the input and output signals for the module *nios\_system*. As in our initial system that we developed in the introductory tutorial, the 8-bit vector that is the input to the parallel port *Switches* is called *in\_port\_to\_the\_Switches*. The 8-bit output vector is called *out\_port\_from\_the\_LEDs*. The clock and reset signals are called *clk* and *reset\_n*, respectively. A new module, called *sdram*, is included. It involves the signals indicated in Figure 2. For example, the address lines are referred to as the **output** vector *zs\_addr\_from\_the\_sdram[11:0]*. The data lines are referred to as the **inout** vector *zs\_dq\_to\_and\_from\_the\_sdram[15:0]*. This is a vector of the **inout** type because the data lines are bidirectional.

```
nios_system.v
        module nios system (
                               // 1) global signals:
 3399
                                clk,
 3400
                                reset n,
 3401
 3402
                                // the LEDs
 3403
                                out_port_from_the_LEDs,
 3404
 3405
                                // the Switches
 3406
                                in_port_to_the_Switches,
 3408
                                // the sdram
 3409
                                zs addr from the sdram,
 3410
                                 zs ba from the sdram,
 3411
                                 zs_cas_n_from_the_sdram,
 3412
                                 zs cke from the sdram,
                                 zs_cs_n_from_the_sdram,
 3413
 3414
                                 zs do to and from the sdram.
 3415
                                 zs dom from the sdram,
 3416
                                 zs_ras_n_from_the_sdram,
 3417
                                 zs we n from the sdram
 3418
 3419
 3420
            output
                       7: 0] out_port_from_the_LEDs;
           output
 3422
                      11: 0] zs_addr_from_the_sdram;
 3423
                      1: 01 zs ba from the sdram;
            output
            output
                             zs_cas_n_from_the_sdram;
           output
 3425
                             zs_cke_from_the_sdram;
 3426
            output
                             zs cs n from the sdram;
                    [ 15: 0] zs_dq_to_and_from_the_sdram;
 3428
            output
                       1: 0] zs_dqm_from_the_sdram;
 3429
            output
                             zs ras n from the sdram;
 3430
                             zs_we_n_from_the_sdram;
 3431
            input
```

Figure 7. A part of the generated Verilog module.

### 4 Integration of the Nios II System into the Quartus II Project

Now, we have to instantiate the expanded Nios II system in the top-level Verilog module, as we have done in the tutorial *Introduction to the Altera SOPC Builder Using Verilog Design*. The module is named *lights*, because this is the name of the top-level design entity in our Quartus II project.

A first attempt at creating the new module is presented in Figure 8. The input and output ports of the module use the pin names for the 50-MHz clock, *CLOCK\_50*, pushbutton switches, *KEY*, toggle switches, *SW*, and green LEDs, *LEDG*, as used in our original design. They also use the pin names *DRAM\_CLK*, *DRAM\_CKE*, *DRAM\_ADDR*, *DRAM\_BA\_1*, *DRAM\_BA\_0*, *DRAM\_CS\_N*, *DRAM\_CAS\_N*, *DRAM\_RAS\_N*, *DRAM\_WE\_N*, *DRAM\_DQ*, *DRAM\_UDQM*, and *DRAM\_LDQM*, which correspond to the SDRAM signals indicated in Figure 2. All of these names are those specified in the DE2 User Manual, which allows us to make the pin assignments by importing them from the file called *DE2\_pin\_assignments.csv* in the directory *DE2\_tutorials\design\_files*, which is included on the CD-ROM that accompanies the DE2 board and can also be found on Altera's DE2 web pages.

Observe that the two *Bank Address* signals are treated by the SOPC Builder as a two-bit vector called *zs\_ba\_from\_the\_sdram[1:0]*, as seen in Figure 7. However, in the *DE2\_pin\_assignments.csv* file these signals are given as scalars *DRAM\_BA\_1* and *DRAM\_BA\_0*. Therefore, in our Verilog module, we concatenated these signals as {*DRAM\_BA\_1*, *DRAM\_BA\_0*}. Similarly, the vector *zs\_dqm\_from\_the\_sdram[1:0]* corresponds to {*DRAM\_UDQM*, *DRAM\_LDQM*}.

Finally, note that we tried an obvious approach of using the 50-MHz system clock, *CLOCK\_50*, as the clock signal, *DRAM\_CLK*, for the SDRAM chip. This is specified by the **assign** statement in the code. This approach leads to a potential timing problem caused by the clock skew on the DE2 board, which can be fixed as explained in section 5.

```
// Implements the augmented Nios II system for the DE2 board.
         SW7-0 are parallel port inputs to the Nios II system.
//
          CLOCK_50 is the system clock.
//
          KEY0 is the active-low system reset.
// Outputs: LEDG7-0 are parallel port outputs from the Nios II system.
         SDRAM ports correspond to the signals in Figure 2; their names are those
//
          used in the DE2 User Manual.
module lights (SW, KEY, CLOCK_50, LEDG, DRAM_CLK, DRAM_CKE,
     DRAM_ADDR, DRAM_BA_1, DRAM_BA_0, DRAM_CS_N, DRAM_CAS_N, DRAM_RAS_N,
     DRAM_WE_N, DRAM_DQ, DRAM_UDQM, DRAM_LDQM);
     input [7:0] SW;
     input [0:0] KEY;
     input CLOCK 50;
     output [7:0] LEDG;
     output [11:0] DRAM ADDR;
     output DRAM_BA_1, DRAM_BA_0, DRAM_CAS_N, DRAM_RAS_N, DRAM_CLK;
     output DRAM CKE, DRAM CS N, DRAM WE N, DRAM UDQM, DRAM LDQM;
     inout [15:0] DRAM_DQ;
// Instantiate the Nios II system module generated by the SOPC Builder
     nios_system NiosII (
          CLOCK_50,
          KEY[0],
         LEDG,
          SW,
          DRAM_ADDR,
          {DRAM_BA_1, DRAM_BA_0},
          DRAM CAS N,
          DRAM_CKE,
          DRAM CS N,
          DRAM DQ,
          {DRAM_UDQM, DRAM_LDQM},
          DRAM RAS N,
          DRAM WE N);
     assign DRAM_CLK = CLOCK_50;
```

Figure 8. A first attempt at instantiating the expanded Nios II system.

endmodule

As an experiment, you can enter the code in Figure 8 into a file called *lights.v.* Add this file and all the \*.v files produced by the SOPC Builder to your Quartus II project. Compile the code and download the design into the Cyclone II FPGA on the DE2 board. Use the application program from the tutorial *Introduction to the Altera SOPC Builder Using Verilog Design*, which is shown in Figure 9. Notice in our expanded system, the addresses assigned by the SOPC Builder are 0x01003000 for Switches and 0x01003010 for LEDs, which are different from the original system. These changes are already reflected in the program in Figure 9.

```
.include "nios_macros.s"
         Switches, 0x01003000
.equ
.equ
        LEDs, 0x01003010
.global
        _start
_start:
                 r2, Switches
         movia
         movia
                 r3, LEDs
        ldbio
                 r4, 0(r2)
loop:
         stbio
                 r4, 0(r3)
         br
                 loop
```

Figure 9. Assembly language code to control the lights.

Use the Altera Monitor Program, which is described in the tutorial *Altera Monitor Program*, to assemble, download, and run this application program. If successful, the lights on the DE2 board will respond to the operation of the toggle switches.

Due to the clock skew problem mentioned above, the Nios II processor may be unable to properly access the SDRAM chip. A possible indication of this may be given by the Altera Monitor Program, which may display the message depicted in Figure 10. To solve the problem, it is necessary to modify the design as indicated in the next section.

```
Using cable "USB-Blaster [USB-0]", device 1, instance 0x00
Resetting and pausing target processor: OK
Initializing CPU cache (if present)
OK

Downloading 00800000 { 0%}
Downloaded 1KB in 0.0s

Verifying 00800000 { 0%}
Verify failed between address 0x800000 and 0x80001B
Leaving target processor paused

Possible causes for the SREC verification failure:
1. Not enough memory in your Nios II system to contain the SREC file.
2. The locations in your SREC file do not correspond to a memory device.
3. You may need a properly configured PLL to access the SDRAM or Flash memory.
```

Figure 10. Error message in the Altera Monitor Program that may be due to the SDRAM clock skew problem.

## 5 Using a Phase-Locked Loop

The clock skew depends on physical characteristics of the DE2 board. For proper operation of the SDRAM chip, it is necessary that its clock signal,  $DRAM\_CLK$ , leads the Nios II system clock,  $CLOCK\_50$ , by 3 nanoseconds. This can be accomplished by using a *phase-locked loop* (*PLL*) circuit. There exists a Quartus II Megafunction, called ALTPLL, which can be used to generate the desired circuit. The circuit can be created, by using the Quartus II MegaWizard Plug-In Manager, as follows:

1. Select Tools > MegaWizard Plug-In Manager. This leads to the window in Figure 11. Choose the action Create a new custom megafunction variation and click Next.




Figure 11. The MegaWizard.

2. In the window in Figure 12, specify that Cyclone II is the device family used and that the circuit should be defined in Verilog HDL. Also, specify that the generated output (Verilog) file should be called *sdram\_pll.v*. From the list of megafunctions in the left box select I/O > ALTPLL. Click Next.




Figure 12. Select the megafunction and name the output file.

3. In Figure 13, specify that the frequency of the *inclock0* input is 50 MHz. Leave the other parameters as given by default. Click **Next** to reach the window in Figure 14.




Figure 13. Define the clock frequency.




Figure 14. Remove unnecessary signals.

4. We are interested only in the input signal *inclock0* and the output signal *c0*. Remove the other two signals shown in the block diagram in the figure by de-selecting the optional input areset as well as the locked output, as indicated in the figure. Click Next on this page as well as on page 5, until you reach page 6 which is shown in Figure 15.




Figure 15. Specify the phase shift.

- 5. The shifted clock signal is called c0. Specify that the output clock frequency is 50 MHz. Also, specify that a phase shift of -3 ns is required, as indicated in the figure. Click Next to reach the window in figure 16.
- 6. In order to ensure that the phase shift is exactly -3 ns, we will drive the original (non-shifted) clock through the PLL as well, but without any modifications. It will be called *c1*. Select Use this clock and specify that the output clock frequency is 50 MHz. Leave all the other settings unchanged and click Finish, which advances to page 10.
- 7. In the summary window in Figure 17 click Finish to complete the process. At this point, a box may pop up asking you to add the newly generated files to the project. In this case, select Yes.




Figure 16. Drive the original clock signal through the PLL.




Figure 17. The summary page.

The desired PLL circuit is now defined as a Verilog module in the file *sdram\_pll.v*, which is placed in the project directory. Add this file to the *lights* project. Figure 18 shows the module ports, consisting of signals *inclk0*, *c0*, and *c1*.

```
sdram_pll.v
                                                                             39
                  ■module sdram_pll (
--
            40
                         inclk0,
# 😘
            41
                        cO.
            42
                        c1);
            43
            44
                         input
                                     inclk0;
慷 慷
            45
                         output
                                     c0;
            46
                         output
            47
            48
                         wire [5:0] sub_wire0;
                         wire [0:0] sub_wire5 = 1'h0;
wire [1:1] sub_wire2 = sub_wire0[1:1];
            49
            50
                        wire [0:0] sub_wire1 = sub_wire0[0:0];
wire c0 = sub_wire1;
wire c1 = sub_wire1;

☑

            51
            52
                         wire c1 = sub_wire2;
wire sub_wire3 = inc1k0;
            53
            54
            55
                         wire [1:0] sub_wire4 = {sub_wire5, sub_wire3};
            56
            57
                         altpll altpll_component (
            58
                                        .inclk (sub_wire4),
```

Figure 18. The generated PLL module.

Next, we have to fix the top-level Verilog module, given in Figure 8, to include the PLL circuit. The desired code is shown in Figure 19. The PLL circuit connects the shifted clock output c0 to the pin  $DRAM\_CLK$ , and the unmodified clock signal c1 to the clock signal required to drive the Nios II system.

```
// Implements the augmented Nios II system for the DE2 board.
          SW7-0 are parallel port inputs to the Nios II system.
//
          CLOCK_50 is the system clock.
//
          KEY0 is the active-low system reset.
// Outputs: LEDG7-0 are parallel port outputs from the Nios II system.
          SDRAM ports correspond to the signals in Figure 2; their names are those
//
          used in the DE2 User Manual.
module lights (SW, KEY, CLOCK_50, LEDG, DRAM_CLK, DRAM_CKE,
     DRAM_ADDR, DRAM_BA_1, DRAM_BA_0, DRAM_CS_N, DRAM_CAS_N, DRAM_RAS_N,
     DRAM_WE_N, DRAM_DQ, DRAM_UDQM, DRAM_LDQM);
     input [7:0] SW;
     input [0:0] KEY;
     input CLOCK 50;
     output [7:0] LEDG;
     output [11:0] DRAM_ADDR;
     output DRAM_BA_1, DRAM_BA_0, DRAM_CAS_N, DRAM_RAS_N, DRAM_CLK;
     output DRAM CKE, DRAM CS N, DRAM WE N, DRAM UDQM, DRAM LDQM;
     inout [15:0] DRAM_DQ;
// This wire is used to connect the unmodified clock signal c1 from the PLL to the
// NIOS II system
     wire pll_c1;
// Instantiate the Nios II system module generated by the SOPC Builder
     nios_system NiosII (
          pll_c1,
          KEY[0],
          LEDG,
          SW,
          DRAM ADDR,
          {DRAM_BA_1, DRAM_BA_0},
          DRAM CAS N,
          DRAM CKE,
          DRAM CS N,
          DRAM DQ,
          {DRAM_UDQM, DRAM_LDQM},
          DRAM_RAS_N,
          DRAM_WE_N);
// Instantiate the module sdram_pll (inclk0, c0, c1)
     sdram_pll neg_3ns (CLOCK_50, DRAM_CLK, pll_c1);
endmodule
```

Figure 19. Proper instantiation of the expanded Nios II system.

Compile the code and download the design into the Cyclone II FPGA on the DE2 board. Use the application program in Figure 9 to test the circuit.

Copyright ©2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.