# YARD Architecture Reference

Copyright © 2000-2013 Brian Davis

Draft version August 14, 2013

# Contents

i	Editor	rial Notes	2
1	Introd	luction	3
2	Overvi	iew	4
3	Progra	amming Model	5
	3.1	Register File	5
	3.2	Special Registers	5
	3.3	Return Stack	5
	3.4	Hardware Input Flags	6
	3.5	Coprocessor Interface	6
4	ALU (	Operations	7
5	Immed	diates	7
6	Memo	bry References	8
	6.1	Operand Sizing	8
	6.2	Load and Store	8
	6.3	Byte Order and Bit Numbering	8
	6.4	Data Addressing Modes	9
7	Branch	hes & Jumps	10
	7.1	Jump Addressing	10
	7.2	Branch Addressing	10
	7.3	Delay Slots	10
8	Condit	tional Instructions	11
	8.1	SKIP	11
	8.2	WHEN	11
	8.3	Multi-instruction skips	11
9	Copro	cessor Interface	13
	9.1	Overview	13
	9.2	Coprocessor 0 : Processor Control	13
10	Calling	g Conventions	14
11	Instruc	ction Summary (Alphabetic by Mnemonic)	15
12	Instruc	ction Encoding	18
	12.1	Logical and Move Group	18
	12.2	Arithmetic Group	19

12.3	Memory Group	20
12.4	Control Group	21
12.5	Skip Condition Field	23

# *i* Editorial Notes

Shorthand marginal notes indicating the status of a given feature can be decoded as follows:

- "??" indicates ill-defined
- "%" indicates partial implementation
- "\$\$" indicates an optional feature

Register names are presented in script:  $r_7$ 

Instruction mnemonics within text appear in uppercase bold: BRA

Instruction mnemonics within code examples appear in lowercase bold: bra label

# 1 Introduction

#### Names

YARD = Yet Another RISC Design

The YARD-1 is a simple 32 bit<sup>1</sup> RISC architecture having 16 registers and using a compact 16 bit, two operand instruction format.

#### Goals

Design a small FPGA RISC processor that I would enjoy programming in assembly language.

#### **Implementations**

A synthesizable BSD-licensed VHDL core, the Y1A, provides a rudimentary implementation of the YARD-1 architecture, and is intended for embedded FPGA designs utilizing internal block memory for code and data storage.

A portable<sup>2</sup> no-frills absolute cross assembler is provided with the Y1A core, along with an instruction set verification testbench.

The Y1A implemention provides single cycle execution of all instructions (exclusive of unused branch delay slots).

#### Limitations

As of this writing, the architecture definition is incomplete, in particular the coprocessor interface and processor control set.

In addition to the above, limitations of the present Y1A implementation include:

- interrupts are broken ( currently disabled )
- presently limited to on-chip BRAM
- missing some ISA features
  - full barrel shifter not implemented<sup>3</sup>
  - missing manual push/pop of the hardware return stack

#### **Architectural Influences**

general RISC flavor: MIPS, ARM

assembly syntax: Motorola

conditionals via skips: 1802, PDP-8

add/subtract with skip-on-carry/borrow: NOVA

hardware input flags: 1802

short and I/O short addressing: DSP56K

<sup>&</sup>lt;sup>1</sup>Early versions had an optional 16 bit datapath configuration, which is not presently supported.

<sup>&</sup>lt;sup>2</sup>Cross assembler written in Perl.

 $<sup>^3</sup>$ The Y1A shifter currently supports all 1-bit shift/rotates, and lsl/rol of 1 or 2 bits.

# 2 Overview

#### YARD-1 Feature Summary:

- 32 bit datapath
- compact 16 bit instruction format
- 16 registers
- two operand ALU instructions: register, register | immediate
- $\bullet$  encoded short immediates: 5 bit signed,  $2^N, 2^N-1$
- immediate prefixes:
  - IMM12: 12 bit signed immediate
  - LDI: PC relative load of 32 bit immediate
- load/store architecture
- $\bullet$  memory operand sizes: signed/unsigned 8/16/32 bit
- data operand addressing modes:
  - register indirect
  - register offset indirect
  - stack offset
  - synthetic PC-relative and absolute modes
- SKIP based conditionals
- PC-relative branches, absolute jumps
- one branch delay slot, with selectable null

# 3 Programming Model

# 3.1 Register File




Figure 1: Register File

The first twelve registers,  $r_0 \dots r_{11}$ , are completely general purpose.

Registers  $r_{12}$  and  $r_{13}$ , aka fp and sp, are available as base registers for the stack offset addressing mode, but are otherwise undedicated.

Register  $r_{14}$ , aka imm, is loadable via the IMM12 and LDI opcodes to provide arbitrary immediate values (see section 5); this register also sources the offset field for offset indirect addressing. Otherwise,  $r_{14}$  may be used and referenced like any other general purpose register.

Register  $r_{15}$  is a dedicated register which provides access to either the current program counter or the hardware return stack:

- When used as the base register in address calculations (LD, ST, LEA), references to  $r_{15}$  provide the PC value of the current instruction.
- When accessed as a MOV/LD/ST data operand, references to  $r_{15}$  push or pop the top of the internal hardware return stack.

## 3.2 Special Registers

%%

??

%%

Special registers, for processor status and control, will be eventually accessible through the system coprocessor. See section 9.2.

## 3.3 Return Stack

A hardware return stack is used to store return addresses and processor state for subroutine calls and interrupts; stack depth is implementation specific, with a minimum depth of 16.

The top of this return stack is accessible via MOV/LD/ST data operations on  $r_{15} \mid rs$ , allowing return addresses for non-leaf functions to be moved onto a software stack for unlimited call depth.

# 3.4 Hardware Input Flags

The processor includes 16 hardware input flags, which can be individually tested using the skip-on-flag instructions:

skip.fs #N ; SKIP Flag Set
skip.fc #N ; SKIP Flag Clear

# 3.5 Coprocessor Interface

??

The coprocessor interface has not been fully defined; one opcode has been reserved for coprocessor operations, allowing for 16 coprocessors, along with a skip condition slot for coprocessor conditionals.

See section 9 for more detail.

# 4 ALU Operations

ALU operations have the general form:

```
r_a \leftarrow r_a \ OP \ op_b written as OP \ r_a, op_b in assembly code
```

Where  $r_a$  is a register, and  $op_b$  is either a register  $r_b$ , or a short immediate constant (the short encodings accommodate 5 bit signed,  $2^N$ , and  $2^N - 1$  constants).

Selectable inversion of the B operand is provided for the logical instructions, allowing for convenient bit mask generation when used with the  $2^N$  and  $2^N - 1$  encoded short immediates.

mnemonic	name		
mov{.not}	MOVe		
$and{.not}$	AND		
or{.not}	OR		
xor{.not}	eXclusive OR		
add	ADD		
sub	SUBtract		
rsub	Reverse SUBtract		
lsr	Logical Shift Right		
lsl	Logical Shift Left		
asr	Arithmetical Shift Right		
ror	ROtate Right		
rol	ROtate Left		
flip	bit FLIP		
ff1,cnt1	( moving to coprocessor space )		

Table 1: ALU Instructions

Note that in assembly code, the destination register operand  $r_a$  comes first:

```
mov r0,r1 ; r0 = r1

add r0,#1024 ; r0 = r0 + 1024

sub r0,r4 ; r0 = r0 - r4

skip.gt r0,r4 ; r0 > r4
```

# 5 Immediates

Provision for immediates beyond the reach of the  $op_b$  short encodings is available via  $r_{14}$ , the imm register. Imm may be loaded either via any normal register operation, or by using one of the two dedicated immediate instructions:

```
• imm12 #CONSTANT; IMMediate, 12 bit
Loads a 12 bit sign-extended value into imm
```

```
• ldi LABEL; LoaD Immediate
Loads a PC Relative quad (0..4095 quad offset) into imm
```

The assembler now supports an IMM macro to load *imm* using the most compact encoding method (encoded short immediate MOV, IMM12, or LDI) when the value of the constant is known during the first pass.

```
imm #CONSTANT ; IMMediate, select best encoding
```

# 6 Memory References

## 6.1 Operand Sizing

Memory references support three operand sizes:

- byte = 8 bits
- $wyde^4 = 16 bits$
- quad = 32 bits

#### 6.2 Load and Store

Memory is byte addressable, with address alignment **REQUIRED** for 16/32 bit operands.

LD allows sign or zero extended 8/16/32 bit memory reads.

ST allows 8/16/32 bit memory writes.

## 6.3 Byte Order and Bit Numbering

Byte order in memory is Big-Endian, having the most significant byte of a multi-byte operand stored at the lowest memory address.

Bit numbering in registers, buses, and other multi-bit fields is Little-Bittian, wherein an N bit field has the MSB numbered N-1, and the LSB numbered zero; thus bit number N has a numerical weight of  $2^N$ .




Figure 2: Operands in Memory

<sup>&</sup>lt;sup>4</sup>per Knuth" MMIXware", 1999, p.4: "Weight Watchers know that two nybbles make one byte, but two bytes make one wyde"

## 6.4 Data Addressing Modes

#### Fundamental Addressing Modes

• Register Indirect: (Ra)

ld r0, (r4)

??

??

The effective address is sourced by register  $r_a$ .

Register Offset Indirect: .imm(Ra)
 imm12 #\$3E4
 ld r0, .imm(r4)

The effective address is formed from the sum  $r_a + imm$ .

A prefix instruction (IMM12 or LDI), or other register operation, is needed to first load imm.

Once the assembler supports the automatic generation of constant prefixes, the offset will be able to be supplied directly in the memory reference:

ld r0, some\_offset(r4)

Stack Offset: stk\_offset(fp | sp)ld.q r0, 48(sp)

This addressing mode supports **ONLY** quad loads and stores.

The sp and fp registers MUST be quad aligned when using this address mode.

The stack offset is encoded directly in the instruction as a 4 bit field, yielding an offset range of 0-15 quads (in assembly code, stk\_offset is a byte offset with an allowed range of 0,4 ... 60 bytes); offsets outside this range should be assembled as a normal register offset indirect access.

### Synthetic Addressing Modes

The use of register offset indirect addressing with either pc or imm as the base register allows PC relative and absolute address modes to be synthesized, in both short (IMM12 prefix) and long (LDI prefix) variants.

As the IMM12 prefix is signed, 'short absolute' mode can reach the top and bottom 2K bytes of memory, which works well for memory and I/O in tiny embedded systems.

The assembler does **NOT** currently support automatic generation of these addressing modes, but when it does the syntax will look something like this:

- PC Relative: label(pcr)lea r0, some\_label(pcr)
- Absolute: address st.b r0, \$ffff\_ff00

# 7 Branches & Jumps

# 7.1 Jump Addressing

The jump instructions (JMP/JSR) require a 32 bit absolute address in a register, e.g. jmp (r1).

# 7.2 Branch Addressing

The branch instructions support PC relative addressing in both short and long variants, with instruction (16 bit) offsets of 9, 21, and 31 bits:

instruction(s)	instruction offset	branch range, instructions
bra   bsr	9 bit	+255256
imm12 + lbra   lbsr	21 bit	$+1,048,575\ldots-1,048,576$
ldi + lbra   lbsr	31 bit	$+2^{30}-1\ldots-2^{30}$
rbra   rbsr	31 bit	$+2^{30}-1\ldots-2^{30}$

Table 2: Branch Offsets

The long branch variants use an IMM12 or LDI prefix to load *imm* with the upper bits of the branch offset, which is combined with 9 bits from the branch instruction field to form the 21 or 31 bit instruction offset.

## 7.3 Delay Slots

The programming model exposes one delay slot for the change-of-flow instructions; execution of the delay slot instruction is enabled by the .D suffixed instruction variants, e.g. BRA.D, JSR.D

Note that when the delay slot is enabled, the instruction in the delay slot should not be a branch, call, or return.

# 8 Conditional Instructions

#### 8.1 SKIP

Conditional execution is supported via the SKIP instruction, which nullifies the execution of the following instruction if the skip condition is true.

Supported SKIP conditions (see SCC table in section 12.5) include register-register, register-zero, and assorted bit/byte/wyde tests; the ADD/SUB/RSUB instructions also provide a skip-no-carry/borrow mode.

Conditional change-of-flow is obtained by skipping a branch or jump.

#### 8.2 WHEN

%%

An alternate mnemonic for skip, WHEN, generates a skip of the opposite condition sense <sup>5</sup> This provides conditional execution of the following instruction when the WHEN condition is true.

```
.loop
  ld.b r0,(r11)
  when.z r0
  rts

  bsr put_ch
  bra.d .loop
  inc r11
```

# 8.3 Multi-instruction skips

The SPAM [Skip Propagate Against Mask] instruction, when placed in the shadow of a skip, propagates the skip test result to the following eight instructions using either AND or XOR-NOT masking modes, whereby any given instruction is skipped if the corresponding bit of the resulting skip vector is set.

SPAM in AND mode [ $skip_n \leftarrow skip\_test$  AND  $skip\_mask_n$ ] skips the masked instructions when the skip condition is true, and always executes the non-masked instructions, thus extending the basic skip operation to multiple instructions (which may be intertwined with non-skipped instructions).

SPAM in XOR-NOT mode [ $skip_n \leftarrow (skip\_test\ XOR\ (NOT\ skip\_mask_n))$  AND  $trunc\_mask_n$ ] implements a branch free construct akin to an if-else for short instruction sequences, in which only one of the two sets of instructions is executed.  $Trunc\_mask$  allows the XOR-NOT mode sequence length to be shortened to fewer than eight instructions.

<sup>&</sup>lt;sup>5</sup>WHEN was inspired by the NIOS I IFS, which performed the same conditional inversion for the NIOS SKPS instruction

```
; SPAM.AND, some skipped
   - mask is scanned left to right ( D7 = first instruction, D0 = last instruction )
   - '1' in the mask => instruction skipped as per skip condition
   - '0' in the mask => instruction executed normally
                r1,#0
   mov
   skip.a
   spam.and
                #%1010_1011
    or
                r1, #$1000_0000
                r1,#$0200_0000
    or
                r1, #$0040_0000
    or
                r1,#$0008_0000
    or
                r1,#$0000_1000
    or
                r1,#$0000_0200
    or
                r1,#$0000_0040
    or
                r1,#$0000_0008
    or
    .verify
               r1,#$0208_0200
; SPAM.XORN, length 5
   - mask is scanned left to right ( D7 = first instruction, D0 = last instruction )
   - XORN mask is gated by length
   - '1' in the mask => instruction skipped as per
                                                         skip condition
   - '0' in the mask => instruction skipped as per NOT(skip condition)
                r0,#0
   mov
   skip.a
                #%1111_1111,#5
   spam.xorn
                r0,#$1000_0000
   or
                r0, #$0200_0000
    or
    or
                r0,#$0040_0000
                r0,#$0008_0000
                r0, #$0000_1000
    or
                r0,#$0000_0200
    or
    or
                r0, #$0000_0040
                r0,#$0000_0008
    or
    .verify
                r0,#$0000_0248
```

# 9 Coprocessor Interface

## 9.1 Overview

??

The coprocessor interface has not been fully defined; one opcode has been reserved for coprocessor operations, along with a skip slot for coprocessor conditionals.

Provision exists for up to 16 coprocessors, with the first eight intended for system and standardized usage (control, memory, math, etc.), and the last eight available for user extensions.

The coprocessors have read visibility into the current register file state, allowing coprocessor calls to resemble normal function calls.

0: System Control
1: Memory Management Unit
2 : reserved
3: reserved
4: Integer Math
5 : reserved
6: Floating Point Unit
7 : reserved
8 : User defined
9: User defined
10: User defined
11: User defined
12: User defined
13: User defined
14: User defined
15: User defined

Figure 3: Coprocessors

# 9.2 Coprocessor 0 : Processor Control

?? Likely processor control registers include:

31	0
status	Status Register
control	Control Register
$tick\_msw$	Clock Ticks (MSW)
$tick \lrcorner lsw$	Clock Ticks (LSW)
type	Processor Type
options	Processor Options (optional instructions, stack depth)
$id\_msw$	ID (MSW)
$id\_lsw$	ID (LSW)

Figure 4: Processor Control Registers

# 10 Calling Conventions

## Preliminary, subject to change.

??

The following conventions are used by the experimental YARD LCC backend, which was derived from the existing MIPS and ARM LCC backends; hence the similarities to the calling conventions of those processors.

The frame pointer is not currently used by the compiler, but it is marked as caller-save ( a la MIPS ) in the event it is pressed into use.

31	0
$r_0$	Parameter   Function Return Value
$r_1$	Parameter   Function Return Value
$r_2$	Parameter   Function Return Value
$r_3$	Parameter   Function Return Value
$r_4$	Callee Register
$r_4$	Callee Register
$r_6$	Callee Register
$r_7$	Callee Register
$r_8$	Caller Register (save if used)
$r_9$	Caller Register (save if used)
$r_{10}$	Caller Register (save if used)
$r_{11}$	Caller Register (save if used)
$r_{12} \mid fp$	Caller Register (save if used)   Frame Pointer
$r_{13} \mid sp$	Stack Pointer
$r_{14} \mid imm$	Immediate Register, used by compiler and assembler
·	to build arbitrary constants

Figure 5: Calling Convention

# 11 Instruction Summary (Alphabetic by Mnemonic)

Opcode	Mnemonic	Name
01000ttbbbbbaaaa	add	ADD
01001ttbbbbbaaaa	add.snc	ADD, Skip No Carry
00010ttbbbbbaaaa	and	
00011ttbbbbbaaaa	and.not	AND NOT
0111010bbbbbaaaa	asr	Arithmetical Shift Right
1110001rrrrrrrr		BRAnch
1110000rrrrrrrr	bra.d	BRAnch, Delayed
1110011rrrrrrrr	bsr	Branch SubRoutine
1110010rrrrrrrr	bsr.d	Branch SubRoutine, Delayed
0000001000000aaaa	clr	CLeaR
010100100001aaaa	dec	DECrement
01111111bbbbaaaa	ext.sb	EXTend, Signed Byte
01111101bbbbaaaa	ext.sw	
01111110bbbbaaaa	ext.ub	EXTend, Unsigned Byte
01111100bbbbaaaa	ext.uw	EXTend, Unsigned Wyde
0111011bbbbbaaaa	flip	FLIP
1011iiiiiiiiii	imm12	IMMediate, 12 bit
010000100001aaaa	inc	INCrement
111110100000aaaa	jmp	JuMP
111110000000aaaa	jmp.d	JuMP, Delayed
111111100000aaaa	jsr	Jump SubRoutine
111111000000aaaa	jsr.d	Jump SubRoutine, Delayed
1110101rrrrrrrr	lbra	Long BRAnch
1110100rrrrrrrr	lbra.d	Long BRAnch, Delayed
1110111rrrrrrrr	lbsr	Long Branch SubRoutine
1110110rrrrrrrr	lbsr.d	Long Branch SubRoutine, Delayed
1000mss0bbbbaaaa	ld	LoaD
1000mss1bbbbaaaa	ld.b	LoaD, Byte
1000mss0bbbbaaaa	ld.q	LoaD, Quad
1000mss1bbbbaaaa	ld.sb	LoaD, Signed Byte
1000mss1bbbbaaaa	ld.sw	, 8
1000mss0bbbbaaaa	ld.ub	, 6 3
1000mss0bbbbaaaa	ld.uw	, 6 3
1000mss1bbbbaaaa	ld.w	LoaD, Wyde
1010rrrrrrrrrrr	ldi	LoaD Immediate
1001mss1bbbbaaaa	lea	Load Effective Address
0111001bbbbbaaaa	lsl	Logical Shift Left
0111000bbbbbaaaa	lsr	Logical Shift Right
00000ttbbbbbaaaa	mov	MOVe
00001ttbbbbbaaaa	mov.not	MOVe NOT
011000100000aaaa	neg	NEGate
0000000000000000	nop	No OPeration
001100111111aaaa	not	NOT
00100ttbbbbbaaaa	or	OR
00101ttbbbbbbaaaa	or.not	OR NOT
0111101bbbbbaaaa	rol	ROtate Left
0111100bbbbbaaaa	ror	ROtate Right
01100ttbbbbbaaaa	rsub	Reverse SUBtract
01101ttbbbbbaaaa	rsub.snb	Reverse SUBtract, Skip No Borrow

1111111000100000	Opcode	Mnemonic	Name
1111100000100000	1111111000100000	rti	ReTurn from Interrupt
101010000000000	1111101000100000	rts	ReTurn from Subroutine
101010000000000	1111100000100000	rts.d	ReTurn from Subroutine, Delayed
1010101011010aaaa   skip.abm   skip.bs   skip.bs   skip.bs   skip.bs   skip.bs   skip.bs   skip.bs   skip.bs   skip.fs   skip.fs   skip.fs   skip.fs   skip.fs   skip.fs   skip.fs   skip.gt   skip.gt   skip.gt   skip.gt   skip.gt   skip.gt   skip.gt   skip.gt   skip.gt   skip.fs   skip.	1101010000000000	skip	SKIP
1010101011010aaaa   skip.abm   skip.abz   skip.bc   skip.abz   skip.bc   skip.abz   skip.bc   skip.abz   skip.bc   skip.abz   skip.bc   skip.abz   skip.	1101010000000000	skip.a	SKIP Always
101010101010aaaa   skip.abz   sKIP Any Byte Zero   skip.awm   skip.awm   skip.awm   skip.awm   skip.awz   sKIP Any Wyde Minus   skip.awz   sKIP Any Wyde Zero   1010110bbbbaaaa   skip.bs   sKIP Bit Clear   skip.bs   sKIP Bit Clear   skip.bs   sKIP Bit Set   skip.bs   sKIP Bit Set   skip.bs   sKIP Flag Clear   skip.fs   sKIP Flag Clear   skip.fs   sKIP Flag Set   skip.gt   sKIP Greater than or Equal   skip.gt   sKIP Greater than Zero   skip.gt   sKIP Greater than Zero   skip.gt   sKIP Higher   skip.gt   sKIP Higher   skip.gt   sKIP Higher   skip.ls   sKIP Higher   skip.ls   sKIP Less than or Equal   skip.ls   sKIP Less than or Equal   skip.ls   sKIP Less than or Equal   skip.ls   sKIP Lower   skip.ls   sKIP Minus   skip.nb   sKIP Minus   skip.nb   sKIP Minus   skip.nb   sKIP No Byte Zero   skip.nb   sKIP No Byte Zero   skip.nv   sKIP No Byte Zero   skip.nv   skip.nv   sKIP No Wyde Zero   spam.aon   skip.nz   sk	110101010110aaaa	=	
101010101010aaaa   skip.awz   SKIP Any Wyde Minus   skip.awz   SKIP Any Wyde Zero   skip.awz   skip.awz   skip.awz   skip.awz   skip.b   SKIP Bit Clear   skip.bs   SKIP Bit Clear   skip.bs   SKIP Bit Set   skip.de   skip.bs   skip.bs   skip.bs   skip.bs   skip.bs   skip.bs   skip.bs   skip.bs   skip.bs   skip.fs   skip.ge   skip.ge   skip.ge   skip.ge   skip.get   skip.get   skip.get   skip.fs   skip.	110101010010aaaa	skip.abz	
1011111bbbbbaaa	110101010101aaaa	skip.awm	SKIP Any Wyde Minus
101011bbbbaaaa	110101010001aaaa	skip.awz	SKIP Any Wyde Zero
1010100bbbbaaaa	11011111bbbbbaaaa	skip.bc	SKIP Bit Clear
10011101111aaa	1101011bbbbbbaaaa	skip.bs	SKIP Bit Set
101010101111aaa	11010100bbbbaaaa	skip.eq	SKIP Equal
1011010bbbbaaaa	1101110101111aaaa	skip.fc	SKIP Flag Clear
10011011bbbbaaaa	1101010101111aaaa	skip.fs	SKIP Flag Set
1011101000aaa	11011010bbbbaaaa	skip.ge	SKIP Greater than or Equal
11011001bbbbaaaa         skip.hi         SKIP Higher           11011000bbbbaaaa         skip.hs         SKIP Higher or Same           11010010100aaa         skip.le         SKIP Less than or Equal           11010000bbbbaaaa         skip.lo         SKIP Lower           11010010bbbaaaa         skip.ls         SKIP Lower or Same           11010010bbbaaaa         skip.ls         SKIP Less Than           11011111111aaa         skip.mi         SKIP Nower           11011101010aaa         skip.nb         SKIP No Byte Minus           11011101010aaa         skip.nb         SKIP No Byte Minus           110111010010aaa         skip.nb         SKIP No Wyde Minus           110111010010aaa         skip.nw         SKIP No Wyde Zero           1101111111111aaa         skip.nz         SKIP NonZero           110111010000aaa         skip.nz         SKIP NonZero           11011101111111aaa         skip.z         SKIP NonZero           11110nnnmmmmmmm         spam.and         Skip Propagate Against Mask, AND mode           11110nnnmmmmmmm         spam.xorn         Skip Propagate Against Mask, XOR-Not mode           1001mss0bbbbaaa         st.w         STore, Byte           1001mss0bbbbaaaa         st.w         STore, Quad           10	11011011bbbbaaaa	skip.gt	SKIP Greater Than
1011000bbbbaaaa	110111010100aaaa	skip.gtz	SKIP Greater than Zero
1010011bbbbaaa	11011001bbbbaaaa	skip.hi	SKIP Higher
110101010100aaaa	11011000bbbbaaaa	skip.hs	SKIP Higher or Same
11010000bbbbaaaa         skip.lo         SKIP Lower           11010001bbbbaaaa         skip.ls         SKIP Lower or Same           110101111111aaa         skip.nt         SKIP Less Than           1101101000000000         skip.nt         SKIP Noure           1101110101010aaa         skip.nb         SKIP No Byte Minus           110111010101aaa         skip.nb         SKIP No Byte Zero           110111010101aaa         skip.nw         SKIP No Wyde Minus           110111010001aaa         skip.nw         SKIP No Wyde Zero           110111111111aaa         skip.nz         SKIP Plus           110101010000aaa         skip.z         SKIP Zero           11110nnnmmmmmmm         spam.and         Skip Propagate Against Mask, AND mode           11110nnss0bbbbaaaa         st.b         STore, Byte           1001mss0bbbbaaaa         st.b         STore, Byte           1001mss0bbbbaaaa         st.w         STore, Quad           1011tbbbbbaaaa         sub.snb         SUBtract           101110000000000         when.a         WHEN Any Byte Minus           110111010010aaa         when.abw         WHEN Any Wyde Xero           110111bbbbbaaaa         when.aw         WHEN Any Wyde Zero           110111bbbbbaaa         when.bc </td <td>11010011bbbbaaaa</td> <td>skip.le</td> <td>SKIP Less than or Equal</td>	11010011bbbbaaaa	skip.le	SKIP Less than or Equal
11010001bbbbaaaa	110101010100aaaa	skip.lez	SKIP Less than or Equal Zero
11010010bbbbaaaa         skip.mi         SKIP Less Than           110111111111aaaa         skip.mi         SKIP Minus           1101110000000000         skip.nb         SKIP Never           110111010010aaa         skip.nbm         SKIP No Byte Minus           110111010010aaa         skip.nbz         SKIP No Byte Zero           110111010010aaa         skip.nw         SKIP No Wyde Minus           110111010000aaaa         skip.nw         SKIP No Wyde Zero           11011111111111aaa         skip.nz         SKIP Plus           110101010000aaa         skip.z         SKIP Plus           11110nnnmmmmmmm         spam.and         Skip Propagate Against Mask, AND mode           11110nnss0bbbbaaaa         st.b         STore           1001mss0bbbbaaaa         st.b         STore, Byte           1001mss0bbbbaaaa         st.w         STore, Quad           1001mss0bbbbaaaa         st.w         STore, Quad           1011tbbbbbaaaa         sub.snb         SUBtract           10011tbbbbbaaaa         sub.snb         SUBtract, Skip No Borrow           11011101010aaa         when.abm         WHEN Any Byte Minus           110111010101aaa         when.abm         WHEN Any Byte Zero           110111bbbbbaaaa         when.awm <td>11010000bbbbaaaa</td> <td>skip.lo</td> <td>SKIP Lower</td>	11010000bbbbaaaa	skip.lo	SKIP Lower
1101011111111aaa	11010001bbbbaaaa	skip.ls	SKIP Lower or Same
1101011111111aaa	11010010bbbbaaaa	-	
11011101010aaa	1101011111111aaaa	-	
11011101010aaa         skip.nbz         SKIP No Byte Zero           110111010bbbaaaa         skip.ne         SKIP Not Equal           110111010101aaa         skip.nwm         SKIP No Wyde Minus           110111010000aaaa         skip.nz         SKIP NonZero           1101111111111aaaa         skip.z         SKIP Plus           110101010000aaaa         skip.z         SKIP Zero           11110nnnmmmmmmm         spam.and         Skip Propagate Against Mask, AND mode           11011ss0bbbaaaa         st         STore           1001mss0bbbaaaa         st.b         STore, Byte           1001mss0bbbaaaa         st.w         STore, Quad           1001mss0bbbaaaa         st.w         STore, Quad           1001mss0bbbaaaa         st.w         STore, Wyde           0101ttbbbbbaaaa         sub.snb         SUBtract           0101ttbbbbbaaaa         sub.snb         SUBtract, Skip No Borrow           1101110000000000         when.a         WHEN Always           11011101010aaa         when.abm         WHEN Any Byte Minus           11011101010aaa         when.abm         WHEN Any Wyde Minus           110111bbbbbaaaa         when.bc         WHEN Bit Clear           1101111bbbbbaaaa         when.bc         WHEN B	1101110000000000	skip.n	SKIP Never
11011101010aaa         skip.nbz         SKIP No Byte Zero           110111010bbbaaaa         skip.ne         SKIP Not Equal           110111010101aaa         skip.nwm         SKIP No Wyde Minus           110111010000aaaa         skip.nz         SKIP NonZero           1101111111111aaaa         skip.z         SKIP Plus           110101010000aaaa         skip.z         SKIP Zero           11110nnnmmmmmmm         spam.and         Skip Propagate Against Mask, AND mode           11011ss0bbbaaaa         st         STore           1001mss0bbbaaaa         st.b         STore, Byte           1001mss0bbbaaaa         st.w         STore, Quad           1001mss0bbbaaaa         st.w         STore, Quad           1001mss0bbbaaaa         st.w         STore, Wyde           0101ttbbbbbaaaa         sub.snb         SUBtract           0101ttbbbbbaaaa         sub.snb         SUBtract, Skip No Borrow           1101110000000000         when.a         WHEN Always           11011101010aaa         when.abm         WHEN Any Byte Minus           11011101010aaa         when.abm         WHEN Any Wyde Minus           110111bbbbbaaaa         when.bc         WHEN Bit Clear           1101111bbbbbaaaa         when.bc         WHEN B	110111010110aaaa	skip.nbm	SKIP No Byte Minus
110111010101aaaa         skip.nwm         SKIP No Wyde Minus           110111010000aaaa         skip.nwz         SKIP No Wyde Zero           11011111111111aaaa         skip.pl         SKIP Plus           110101010000aaaa         skip.z         SKIP Zero           11110nnnmmmmmmm         spam.and         Skip Propagate Against Mask, AND mode           11110nnnmmmmmmmm         spam.xorn         Skip Propagate Against Mask, XOR-Not mode           1001mss0bbbbaaaa         st.b         STore           1001mss0bbbbaaaa         st.y         STore, Byte           1001mss0bbbbaaaa         st.w         STore, Quad           1001mss0bbbbaaaa         st.w         STore, Wyde           0101ttbbbbbaaaa         sub.snb         SUBtract           0101ttbbbbbaaaa         sub.snb         SUBtract, Skip No Borrow           1101110000000000         when.a         WHEN Always           110111010110aaaa         when.abw         WHEN Any Byte Minus           11011101010aaaa         when.abz         WHEN Any Wyde Minus           11011101001aaaa         when.awz         WHEN Any Wyde Zero           110111bbbbbaaaa         when.bc         WHEN Bit Clear           1101111bbbbbaaaa         When.bs         WHEN Bit Clear	110111010010aaaa	skip.nbz	SKIP No Byte Zero
110111010101aaaa         skip.nwm         SKIP No Wyde Minus           110111010000aaaa         skip.nwz         SKIP No Wyde Zero           11011111111111aaaa         skip.nz         SKIP NonZero           110101010000aaaa         skip.z         SKIP Plus           11110nnnmmmmmmm         spam.and         Skip Propagate Against Mask, AND mode           11110nnnmmmmmmmm         spam.xorn         Skip Propagate Against Mask, XOR-Not mode           1001mss0bbbbaaaa         st.b         STore           1001mss0bbbbaaaa         st.g         STore, Byte           1001mss0bbbbaaaa         st.w         STore, Quad           1001mss0bbbbaaaa         st.w         STore, Wyde           0101ttbbbbbaaaa         sub.snb         SUBtract           0101ttbbbbbaaaa         sub.snb         SUBtract, Skip No Borrow           1101110000000000         when.a         WHEN Always           110111010110aaaa         when.abm         WHEN Any Byte Minus           11011101010aaaa         when.abz         WHEN Any Wyde Minus           11011101001aaaa         when.awz         WHEN Any Wyde Zero           110111bbbbbaaaa         when.bc         WHEN Bit Clear           1101111bbbbbaaaa         when.bs         WHEN Bit Clear	11011100bbbbaaaa	skip.ne	SKIP Not Equal
110111010000aaaa skip.nz SKIP NonZero 11011111111111aaaa skip.pl SKIP Plus 110101010000aaaa skip.z SKIP Zero 11110nnnmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm	110111010101aaaa	skip.nwm	_
110111111111aaaa skip.pl SKIP Plus 110101010000aaaa skip.z SKIP Zero 11110nnnmmmmmmm spam.and Skip Propagate Against Mask, AND mode 11110nnnmmmmmmm spam.xorn Skip Propagate Against Mask, XOR-Not mode 1001mss0bbbbaaaa st STore 1001mss0bbbbaaaa st.b STore, Byte 1001mss0bbbbaaaa st.v STore, Quad 1001mss0bbbbaaaa st.w STore, Wyde 01010ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow 1101110000000000 when WHEN 110111010110aaaa when.abm WHEN Any Byte Minus 11011101011aaaa when.abz WHEN Any Byte Zero 11011101001aaaa when.awm WHEN Any Wyde Minus 11011101001aaaa when.awz WHEN Any Wyde Zero 110111bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	110111010001aaaa	skip.nwz	SKIP No Wyde Zero
111101010000aaaa skip.z SKIP Zero  11110nnnmmmmmmm spam.and Skip Propagate Against Mask, AND mode  11110nnnmmmmmmm spam.xorn Skip Propagate Against Mask, XOR-Not mode  1001mss0bbbbaaaa st.b STore, Byte  1001mss0bbbbaaaa st.v STore, Quad  1001mss0bbbbaaaa st.w STore, Wyde  01010ttbbbbbaaaa sub SUBtract  01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow  1101110000000000 when WHEN  110111010110aaaa when.abm WHEN Any Byte Minus  110111010101aaaa when.abz WHEN Any Byte Zero  11011101001aaaa when.awm WHEN Any Wyde Minus  11011101001aaaa when.awz WHEN Any Wyde Zero  1101011bbbbbaaaa when.bc WHEN Bit Clear  1101111bbbbbaaaa when.bs WHEN Bit Set	110111010000aaaa	skip.nz	SKIP NonZero
111101010000aaaa skip.z SKIP Zero 111110nnnmmmmmmm spam.and Skip Propagate Against Mask, AND mode 11110nnnmmmmmmmm spam.xorn Skip Propagate Against Mask, XOR-Not mode 1001mss0bbbbaaaa st.b STore, Byte 1001mss0bbbbaaaa st.v STore, Quad 1001mss0bbbbaaaa st.w STore, Wyde 01010ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow 1101110000000000 when WHEN 11011100110aaaa when.abm WHEN Any Byte Minus 11011101011aaaa when.abz WHEN Any Byte Zero 11011101001aaaa when.awm WHEN Any Wyde Minus 11011101001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	110111111111aaaa	skip.pl	SKIP Plus
11110nnnmmmmmmm spam.and Skip Propagate Against Mask, AND mode 11110nnnmmmmmmmm spam.xorn Skip Propagate Against Mask, XOR-Not mode 1001mss0bbbbaaaa st STore 1001mss0bbbbaaaa st.b STore, Byte 1001mss0bbbbaaaa st.v STore, Quad 1001mss0bbbbaaaa st.w STore, Wyde 01010ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow 1101110000000000 when WHEN 1101110000000000 when.a WHEN Always 110111010110aaaa when.abm WHEN Any Byte Minus 11011101011aaaa when.abz WHEN Any Byte Zero 11011101001aaaa when.awm WHEN Any Wyde Minus 11011101001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	110101010000aaaa	= =	
11110nnnmmmmmmm spam.xorn Skip Propagate Against Mask, XOR-Not mode 1001mss0bbbbaaaa st.b STore, Byte 1001mss0bbbbaaaa st.q STore, Quad 1001mss0bbbbaaaa st.w STore, Wyde 01010ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow 1101110000000000 when WHEN 110111010110aaaa when.abm WHEN Always 1101110101010aaaa when.abm WHEN Any Byte Minus 110111010101aaaa when.abz WHEN Any Byte Zero 110111010101aaaa when.awm WHEN Any Wyde Minus 110111010001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	11110nnnmmmmmmmm	=	
1001mss0bbbbaaaa st.b STore, Byte 1001mss0bbbbaaaa st.q STore, Quad 1001mss0bbbbaaaa st.w STore, Wyde 01010ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow 1101110000000000 when WHEN 110111010110aaaa when.abm WHEN Any Byte Minus 110111010101aaaa when.abz WHEN Any Byte Zero 11011101001aaaa when.awm WHEN Any Wyde Minus 11011101001aaaa when.awz WHEN Any Wyde Zero 110111bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	11110nnnmmmmmmmm	spam.xorn	
1001mss0bbbbaaaa st.w STore, Quad 1001mss0bbbbaaaa st.w STore, Wyde 01010ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow 1101110000000000 when WHEN 110111010110aaaa when.abm WHEN Any Byte Minus 11011101010aaaa when.abz WHEN Any Byte Zero 110111010101aaaa when.awm WHEN Any Wyde Minus 11011101001aaaa when.awz WHEN Any Wyde Zero 110111bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	1001mss0bbbbaaaa	st	
1001mss0bbbbaaaa st.w STore, Wyde 01010ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow 1101110000000000 when WHEN 110111010110aaaa when.abm WHEN Any Byte Minus 11011101010aaaa when.abz WHEN Any Byte Zero 110111010101aaaa when.awm WHEN Any Wyde Minus 110111010001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	1001mss0bbbbaaaa	st.b	STore, Byte
1001mss0bbbbaaaa st.w STore, Wyde 01010ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow 1101110000000000 when WHEN 110111010110aaaa when.abm WHEN Any Byte Minus 11011101010aaaa when.abz WHEN Any Byte Zero 110111010101aaaa when.awm WHEN Any Wyde Minus 110111010001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	1001mss0bbbbaaaa	st.q	
01010ttbbbbbaaaa sub SUBtract 01011ttbbbbbaaaa sub.snb SUBtract, Skip No Borrow 1101110000000000 when WHEN 110111010110aaaa when.abm WHEN Any Byte Minus 11011101010aaaa when.abz WHEN Any Byte Zero 110111010101aaaa when.awm WHEN Any Wyde Minus 110111010001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	1001mss0bbbbaaaa	-	
1101110000000000 when.a WHEN Always 110111010110aaaa when.abm WHEN Any Byte Minus 110111010110aaaa when.abz WHEN Any Byte Zero 110111010101aaaa when.awm WHEN Any Wyde Minus 110111010001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	01010ttbbbbbaaaa	sub	•
1101110000000000       when       WHEN         11011110000000000       when.a       WHEN Always         110111010110aaaa       when.abm       WHEN Any Byte Minus         110111010010aaaa       when.abz       WHEN Any Byte Zero         1101111010011aaaa       when.awm       WHEN Any Wyde Minus         1101111010001aaaa       when.awz       WHEN Any Wyde Zero         1101111bbbbbaaaa       when.bc       WHEN Bit Clear         11011111bbbbbaaaa       when.bs       WHEN Bit Set	01011ttbbbbbaaaa	sub.snb	SUBtract, Skip No Borrow
110111010110aaaa when.abm when.abm byte Minus 110111010010aaaa when.abz when.abz when.abz when.abz when.awm when.awm when.awm when.awm when.awm when.awz when.awz when.awz when.awz when.bc when.bc when.bc when.bs when.bs when.bs when.bs byte Minus 11011111bbbbbaaaa when.bs when.bs when.bs set	1101110000000000	when	<del>-</del>
110111010110aaaa when.abm when.abm byte Minus 110111010010aaaa when.abz when.abz when.abz when.abz when.awm when.awm when.awm when.awm when.awm when.awz when.awz when.awz when.awz when.bc when.bc when.bc when.bs when.bs when.bs when.bs byte Minus 11011111bbbbbaaaa when.bs when.bs when.bs set	1101110000000000	when.a	WHEN Always
11011101010aaaa when.abz WHEN Any Byte Zero 110111010101aaaa when.awm WHEN Any Wyde Minus 110111010001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	110111010110aaaa	when.abm	•
110111010101aaaa when.awm WHEN Any Wyde Minus 110111010001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	110111010010aaaa	when.abz	
110111010001aaaa when.awz WHEN Any Wyde Zero 1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbbaaaa when.bs WHEN Bit Set	110111010101aaaa	when.awm	
1101011bbbbbaaaa when.bc WHEN Bit Clear 1101111bbbbbaaaa when.bs WHEN Bit Set	110111010001aaaa	when.awz	· ·
1101111bbbbbaaaa when.bs WHEN Bit Set			• •
11011100bbbbaaaa when.eq WHEN Equal		when.bs	WHEN Bit Set
	11011100bbbbaaaa	when.eq	WHEN Equal

Opcode	Mnemonic	Name
1101010101111aaaa	when.fc	WHEN Flag Clear
1101110101111aaaa	when.fs	WHEN Flag Set
11010010bbbbaaaa	when.ge	WHEN Greater than or Equal
11010011bbbbaaaa	when.gt	WHEN Greater Than
110101010100aaaa	when.gtz	WHEN Greater than Zero
11010001bbbbaaaa	when.hi	WHEN Higher
11010000bbbbaaaa	when.hs	WHEN Higher or Same
11011011bbbbaaaa	when.le	WHEN Less than or Equal
110111010100aaaa	when.lez	WHEN Less than or Equal Zero
11011000bbbbaaaa	when.lo	WHEN Lower
11011001bbbbaaaa	when.ls	WHEN Lower or Same
11011010bbbbaaaa	when.lt	WHEN Less Than
110111111111aaaa	when.mi	WHEN Minus
1101010000000000	when.n	WHEN Never
110101010110aaaa	${\tt when.nbm}$	WHEN No Byte Minus
110101010010aaaa	when.nbz	WHEN No Byte Zero
11010100bbbbaaaa	when.ne	WHEN Not Equal
110101010101aaaa	${\tt when.nwm}$	WHEN No Wyde Minus
110101010001aaaa	when.nwz	WHEN No Wyde Zero
110101010000aaaa	${\tt when.nz}$	WHEN NonZero
1101011111111aaaa	when.pl	WHEN Plus
110111010000aaaa	when.z	WHEN Zero
00110ttbbbbbbaaaa	xor	eXclusive OR
00111ttbbbbbbaaaa	xor.not	eXclusive OR NOT
DIRECTIVE	.verify	.VERIFY
DIRECTIVE	align	ALIGN
DIRECTIVE	end	END
DIRECTIVE	equ	EQUate
DIRECTIVE	org	ORiGin
DIRECTIVE	dc.b	Define Constant, Byte
DIRECTIVE	dc.q	Define Constant, Quad
DIRECTIVE	dc.s	Define Constant, String
DIRECTIVE	dc.w	Define Constant, Wyde
DIRECTIVE	dc.z	Define Constant, Zero terminated string

# 12 Instruction Encoding

# 12.1 Logical and Move Group

15:12	11	10:9	8:4	3:0	Operation					
0000	NOTB	OPB_CTL	OPB	RA	MOV	RA	=		 {NOT}	OPB
0001	NOTB	OPB_CTL	OPB	RA	AND	RA	= RA	AND	{NOT}	OPB
0010	NOTB	OPB_CTL	OPB	RA	OR	RA	= RA	OR	{NOT}	OPB
0011	NOTB	OPB_CTL	OPB	RA	XOR	RA	= RA	XOR	{NOT}	OPB

## Abbreviations:

RA : 4 bit register field (source 1 & destination)

OPB : 5 bit immediate/4 bit register field (source 2)

OPB\_CTL : select OPB type

00: register

01: 5 bit sign extended immediate

10: 2^N immediate
11: 2^N - 1 immediate

NOTB : if set, use NOT OPB

# 12.2 Arithmetic Group

	11	10:9			Operation
0100 0101 0110	CSKIP CSKIP	OPB_CTL OPB_CTL OPB_CTL	OPB OPB	RA RA RA	ADD RA = RA + OPB SUB RA = RA - OPB RSUB RA = OPB - RA
		9			Operation
0111	00	0	N	RA	LSR RA = RA LSR N
0111	00	1	N	RA	LSL RA = RA LSL N
0111	01	0	N	RA	ASR $RA = RA ASR N$
0111	01	1	N	RA	FLIP(*) RA = RA FLIP N
0111	10	0	N	RA	ROR $RA = RA ROR N$
0111	10	1	N	RA	ROL $RA = RA ROL N$
15:12	11:10	9:8	7:4	3:0	Operation
0111	11	00	RB	RA	EXT.UW RA = zero extend RB[15:0]
0111	11	01	RB	RA	EXT.SW RA = sign extend RB[15:0]
0111	11	10	RB	RA	EXT.UB RA = zero extend RB[ 7:0]
0111	11	11	RB	RA	EXT.SB RA = sign extend RB[ 7:0]

Note: Bit Counting instructions (CNT1,FF1) are moving to coprocessor space Abbreviations:

RA : 4 bit register field (source 1 & destination)
RB : 4 bit register field (source 2)
OPB : 5 bit immediate/4 bit register field (source 2)

orb . 5 bit immediate/4 bit register freid (sourc

OPB\_CTL : select OPB type 00: register

01: 5 bit sign extended immediate

10: 2^N immediate
11: 2^N - 1 immediate

 ${\tt CSKIP} \quad : \ \ {\tt if set, skip the next instruction if NO \ carry/borrow \ occurred}$ 

if cleared, normal execution of following instruction

N : 5 bit field

- bit count for shift and rotate instructions

- bit swap enable for FLIP
 N(4) : swap even/odd wydes
 N(3) : swap even/odd bytes
 N(2) : swap even/odd nybbles
 N(1) : swap even/odd bit pairs
 N(0) : swap even/odd bits

e.g.

11000 : byte reverse register ( swap wydes & bytes )
11111 : bit reverse register ( swap everything )

00111: bit reverse all bytes in register

<sup>&</sup>lt;sup>5</sup>universal bit reverse per H. Warren, "Hacker's Delight", 2003, page 102, FLIP instruction credited to Guy Steele

# 12.3 Memory Group

15:12	11	10:9	8	7:4	3:0	Operation	
1000 1001	MODE MODE	SIZE SIZE	SIGN O	RB RB	RA RA	LD ST	RA = {extend} [ RB {+ IMM } ] [ RB {+ IMM } ] = {trunc} RA
1001	MODE	SIZE	1	RB	RA	LEA	$RA = RB \{ + IMM \}$
15:12 11:0			11:0	Operation			
1010					EA12	LDI	LoaD Immediate IMM = [EA12*4 + PC & \$FFFF_FFFC]
15:12					11:0	Operation	
1011					I12	IMM12	IMM = sign extend I12

#### Abbreviations:

RA : 4 bit register field (destination)
RB : 4 bit register field (address)

SIGN : when set, sign extend memory operand on load

SIZE : load/store operand size

00 quad (32 bit) stack offset addressing

01 quad (32 bit) 10 wyde (16 bit) 11 byte (8 bit)

MODE : 0 = no offset, 1 = use IMM register for normal addressing modes

I12 : signed 12 bit immediate for IMM12

EA12 : unsigned 12 bit quad offset for LDI

# 12.4 Control Group

15:12	11		10:9	8	7:4	3:0	Operation	
1100	?		? '	 ?	?	?	CP	coprocessor
15:12						11:0	Operation	
1101						SCC	SKIP.CC	if (cond) skip next instruction
15:12	11		10 9	9		8:0	Operation	
1110	LBR	RA :	PSHPC 1	DNUL	 L	I9	{L}BRA/{L}BSR	
15:12	11		10:8			7:0	Operation	PC = PC + ( {IMM << 10} + I.9) * 2
1111	0		TRUNC			MASK	SPAM.AND XORN	skip propagate
15:12	11	10	9	8	7:4	3:0	Operation	
1111	1	PSHPC	DNULL	0	0000	RA	JMP/JSR	{ push PC }; PC = RA
1111	1	PSHPC	DNULL	0	0001	RA	RBRA/RBSR	{ push PC }; PC = PC + RA
1111	1	POPSR	DNULL	0	0010	0000	RTS/RTI	pop PC; { pop SR }
15:12	11	10	9	8		7:0	Operation	
1111	1	1	DNUL	 L 1		TR	TRAP	push PC,SR; PC = vector(TR)

#### Abbreviations:

RA : 4 bit register field (source 1)

 $ext{DNULL}$  : 1 = nullify delay slot instruction

0 = execute delay slot instruction

PSHPC : push PC

POPSR : pop SR ( used to turn an RTS into an RTI )

LBRA : enables long branch: augments IMM9 offset with IMM << 10  $\,$ 

19 : signed nine bit instruction offset for BRA

( for LBRA, I9 is the low 9 bits of a 21  $\mid$  31 bit signed offset )

SCC : skip condition field, see table in next section

TRAP : 8 bit trap vector

MASK : skip propagate mask

1 = skip enable

 ${\tt D7}$  = next instruction ..  ${\tt D0}$  = eighth instruction

TRUNC : skip propagate truncate field

7 : AND mode

6..0 : XOR NOT mode, truncate skip mask by N instructions

# 12.5 Skip Condition Field

SCC : skip condition

11	10:8	7:4	3:0						
0	000	RB	RA	skip.lo	lower	unsigned,	RA	<	RB
1	000	RB	RA	skip.hs	higher or same	unsigned,			
0	001	RB	RA	skip.ls	lower or same	unsigned,			
1	001	RB	RA	skip.hi	higher	unsigned,	RA	>	RB
0	010	RB	RA	skip.lt	less than	signed,	RA	_	RR
1	010	RB	RA	skip.ic skip.ge	greater than or equal	signed,	RA		
_	0.20			2p . 80	8-0001 0101 01 04001	2-6			
0	011	RB	RA	skip.le	less than or equal	signed,	RA	<=	RB
1	011	RB	RA	skip.gt	greater than	signed,	RA	>	RB
0	100	RB	RA	skip.eq	equal	RA == RB			
1	100	RB	RA	skip.ne	not equal	RA != RB			
0	101	0000	RA	skip.z	zero	RA == 0			
1	101	0000	RA	skip.nz	non-zero	RA != 0			
				P					
0	101	0001	RA	skip.awz	any wyde zero				
1	101	0001	RA	skip.nwz	no wyde zero				
					_				
0	101	0010	RA	skip.abz	any byte zero				
1	101	0010	RA	skip.nbz	no byte zero				
0	101	0011	RA		reserved				
1	101	0011	RA		reserved				
0	101	0100	RA	skip.lez	less than or equal zero	RA <= 0			
1	101	0100	RA	skip.gtz	greater than zero	RA > 0			
•	4.0.4	0404	D 4	1 .	, .				
0	101	0101	RA	skip.awm	any wyde minus				
1	101	0101	RA	skip.nwm	no wyde minus				
0	101	0110	RA	skip.abm	any byte minus				
1	101	0110	RA	skip.nbm	no byte minus				
				•	•				
0		0111	N	skip.fs	flag N set	test inpu	t f]	Lag	bits
1	101	0111	N	skip.fc	flag N clear				
_	464				<b></b> .				
0	101	1ccc	N	skip.cpt	coprocessor N true				
1	101	1ccc	N	skip.cpf	coprocessor N false				

( continued on next page )

#### Aliased skips:

skip plus/minus aliases to "skip.bc/bs rn, #31" :

11:0

------

111111111aaaa skip.pl plus RA >= 0 011111111aaaa skip.mi minus RA < 0

skip always/never aliases to "skip.eq/ne r0,r0" :

11:0

\_\_\_\_\_

01000000000 skip.a always 110000000000 skip.n never

## Skip on bit:

11 10:9 8:4 3:0

O 11 B RA skip.bs bit RA.B set

1 11 B RA skip.bc bit RA.B clear

#### Abbreviations:

RA : 4 bit register field (source 1)
RB : 4 bit register field (source 2)

 ${\tt N}$  : 4 bit input flag or coprocessor number

B : bit number (for "skip on bit")

ccc : coprocessor skip type