FPGA based IEEE754 FPU
This module is pipline design.
FADD: 5 depth pipline.
FSUB: 5 depth pipline.
FMUL: 4 depth pipline.
FDIV: not pipline, 25 clocks for each division.
-
Notifications
You must be signed in to change notification settings - Fork 5
FPGA based IEEE754 FPU
License
buaabyl/FPU754
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
FPGA based IEEE754 FPU
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published