

# Introduction to Keyboard on FPGA

Professor : Terng-Yin Hsu

TA : Hsiao-Kai Liao




# Outline

- Keyboard
  - Introduction
  - Working Principle
  - Code



# Introduction

- The FPGA includes a 6-pin mini-DIN connector that can accommodate a PS2 mouse or PS2 keyboard connection.
- Both the mouse and keyboard use a two-wire serial bus (including clock and data) to communicate with a host device.
- If your keyboard is using USB to PS2 adapter, it may not work.



PS/2 DIN Pin	Signal	FPGA Pin
1	DATA (PS2_DATA)	G13
2	Reserved	G13
3	GND	GND
4	+5V	—
5	CLK (PS2_CLK)	G14
6	Reserved	G13



# Working Principle(1/2)

- PS2-style keyboards use scan codes to communicate key press data
- Each key has a single, unique scan code.

ESC 76	F1 05	F2 06	F3 04	F4 0C	F5 03	F6 0B	F7 83	F8 0A	F9 01	F10 09	F11 78	F12 07	↑ E0 75	
~ 0E	1! 16	2@ 1E	3# 26	4\$ 25	5% 2E	6^ 36	7& 3D	8* 3E	9( 46	0) 45	-_ 4E	=+ 55	Back Space ← 66	→ E0 74
TAB 0D	Q 15	W 1D	E 24	R 2D	T 2C	Y 35	U 3C	I 43	O 44	P 4D	[{ 54	]} 5B	\\ 5D	← E0 6B
CapsLock 58	A 1C	S 1B	D 23	F 2B	G 34	H 33	J 3B	K 42	L 4B	;; 4C	'" 52	Enter ↵ 5A	↓ E0 72	
↑ Shift 12	Z 1Z	X 22	C 21	V 2A	B 32	N 31	M 3A	,< 41	>. 49	/? 4A	↑ Shift 59			
Ctrl 14	Alt 11	Space 29						Alt E0 11	Ctrl E0 14					



# Working Principle(2/2)


- If the key is pressed and held
  - the scan code will be sent repeatedly once every 100ms
- If the key is released
  - a “F0” key-up code is sent, followed by the scan code of the released key.
- Both use **11-bit** words that include a **start**, **8-bit data**, **odd parity bit** and **stop**.



# Code(CLK & KCLK)

```
always@(posedge CLK) begin
    C_state<=N_state;
    N_state<=KCLK;
end

always@(posedge CLK) begin
    case({C_state, N_state})
        2'b10:key_reg<={KDATA,key_reg[21:1]};
        default: key_reg<=key_reg;
    endcase
end
```



# Code(Receive data)

- You have to count **11 times** to receive the keyboard data
- When the key is released, you will receive “F0”

```
assign check = key_reg[1]^key_reg[2]^key_reg[3]^key_reg[4]^key_reg[5]^key_reg[6]^key_reg[7]^key_reg[8]^key_reg[9];  
// parity pit  
  
always@(posedge CLK) begin  
    if(key_counter==4'd0&&check==1'b1)begin  
        if(key_reg[8:1]==8'hXX) // XX :  
            key_data<=8'd0;  
        else  
            key_data<=key_reg[19:12];  
    end  
    else  
        key_data<=key_data;  
end
```



**Thank for your attention**