# Instruction to FPGA working environment

**Professor: Terng-Yin Hsu** 

TA: Yen-Fu Liu



## What is the FPGA?

A **field-programmable gate array** (**FPGA**) is an integrated circuit. Engineers use FPGAs to implement and verify digital systems before production.

#### Advantage:

- Ability to re-program
- Less debug cost
- Lower engineering costs

#### Shortcoming:


- > Slower
- > Less energy efficient
- Less functionality



## Xilinx Spartan-3E Starter board


- Family and Device: Spartan-3E XC3S500E
- On-Board Oscillator: 50MHz
- Key Components and Features
  - \* 10/100 Ethernet PHY
  - \* Two 9-pin RS-232 Port
  - \* PS/2 Port
  - \* SMA clock input
  - \* Four slide switches
  - \* Eight discrete LEDs
  - \* Four push-button switches
  - \* VGA Display Port
  - \* 2-line, 16-character LCD screen





**Integration System & Intellectual Property** 

### Installation





#### **Attention**

- Avoid to touch the wires on the board which may cause static electricity.
- Always bind the wire by strap to avoid messing up the wires after use them.



# What is Xilinx ISE Design Suit

#### Xilinx ISE (Integrated Synthesis Environment)

- ISE design suit is a software tool produced by Xilinx for synthesis and analysis of HDL designs.
- Developers can synthesize their designs, simulate the wave diagram, and examine RTL diagram.
- Xilinx ISE Design Suit is a design environment for FPGA products.




# **Open the Xilinx Project Navigator**

First we start the Xilinx ISE software







# **Open the Xilinx Project Navigator**



#### 1) Creat a new project



4) Select HDL





New Project Wizard

#### **Project Summary**

Project Navigator will create a new project with the following specifications.

#### Project:

Project Name: ADD

Project Path: D:\ise\ADD

Working Directory: D:\ise\ADD

2 // Design Name:

Description:

Top Level Source Type: HDL

#### Device:

Evaluation Development Board: Spartan-3E Starter Board

Device Family: Spartan3E
Device: xc3s500e
Package: fg320
Speed: -4

7) Check the project data is correct, or not then "Finish"

Top-Level Source Type: HDL

Synthesis Tool: XST (VHDL/Verilog)
Simulator: ISim (VHDL/Verilog)
Preferred Language: Verilog

Property Specification in Project File: Store all values


Manual Compile Order: false






Cancel











New Source Wizard

#### Summary

Project Navigator will create a new skeleton source with the following specifications.

Add to Project: Yes

Source Directory: D:\ise\ADD Source Type: Verilog Module


Source Name: add.v

Module name: add Port Definitions:




More Info








### You can "Add source" if you have the Verilog file





# Compile

- Double click "Synthesize XST" for syntax checking
- Double click "Implement Design" for mapping connection file(.ucf) to your design and the platform
- There are four different icons for your design



->Warning



->your design is newer than before




->Error





->Correct


If your designs have errors, use the massages in the "Console Window" for debugging

# Add the pattern to simulate the design
















You get your wave




## **Archive**





After all your designs are correct, transplant your program file onto FPGA





O Errors Console Warnings Find in Files Results


























# **Thank You**

