Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Improve PMP microarchitectural tests #143

Merged
merged 3 commits into from
Dec 12, 2023

Conversation

robertszczepanski
Copy link
Contributor

This PR introduces improvements for microarchitetural tests:

  • Execute Python code formatters on all tests in verification/block.
  • Improve PMP test code styling.
  • Fix a bug in the PMP monitor that caused checking only 3rd channel.
  • Split CSR Write item to enable writing to either config or address CSR without overwriting other register.

@mczyz-antmicro
Copy link
Contributor

LGTM

Internal-Tag: [#52259]
Signed-off-by: Robert Szczepanski <rszczepanski@antmicro.com>
Internal-Tag: [#52259]
Signed-off-by: Robert Szczepanski <rszczepanski@antmicro.com>
Internal-Tag: [#52259]
Signed-off-by: Robert Szczepanski <rszczepanski@antmicro.com>
Copy link

github-actions bot commented Dec 6, 2023

Links to coverage and verification reports for this PR (#143) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@tmichalak tmichalak merged commit 811b064 into chipsalliance:main Dec 12, 2023
150 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

3 participants