Skip to content

CHIPS Alliance

Common Hardware for Interfaces, Processors and Systems

Popular repositories

  1. chisel3 Public

    Chisel 3: A Modern Hardware Design Language

    Scala 2.2k 393

  2. Rocket Chip Generator

    Scala 2k 786

  3. verible Public

    Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.

    C++ 539 109

  4. SweRV EH1 core

    SystemVerilog 487 119

  5. firrtl Public

    Flexible Intermediate Representation for RTL

    Scala 466 139

  6. Surelog Public

    SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

    C++ 164 31