



# ALIGN: Analog Layout, Intelligently Generated from Netlists



ALIGN Team

Presented by




Sachin S. Sapatnekar, University of Minnesota

CHIPS Alliance Fall Workshop

Supported in part by the DARPA IDEA Program




- “Analog everywhere” – interaction with the real-world is all analog
- Analog design is a critical bottleneck for both design difficulty and respins



Rutenbar, ISPD 2010


# The optimization/layout/optimization cycle

- Layout has significant impact on performance




# The optimization/layout/optimization cycle

- Automatic layout helps the circuit designer




# What's different this time?




- FinFET design rules ("freedom from choice")





- Complicated via rules, FinFET self-heating, ...
- Clearer expression of constraints
  - Circuit classes: **Low-frequency analog**, **Wireline**, **Wireless**, **Power delivery**




- Machine learning advances












**Example: 10-tap FIR Equalizer**

- Taps symmetric wrt each other; wrt R1 and R2
- Approximate matching: 5-bit/7-bit current sources








- Philosophy: Simplify design by restricting layout onto grids
- Distance-based design rules become enforced either:
- By adherence of objects to the grid, or
- By Boolean rules relating the presence/absence of objects on the grid
- Examples: Pitch, width and space, minimum end-to-end, via rules

### Applied to

- Commercial PDKs (FinFET: 12nm, Bulk: 65nm), ASAP7, FinFET Mock PDK\*
- Internally within Intel to 22, 14, 10, and advanced FinFET process technologies




Via-to-via rule: diagonal vias disallowed




## Cell generation: Motivation


- Parameterized layout generation of a library of lowest-level primitive blocks
- Examples: current mirrors, differential pairs,  $R_s$ ,  $C_s$ , ...
- Lowest level of hierarchy, assembled together through block assembly








5T-OTA



Current mirror OTA




StrongARM comparator




Also: by # stacked transistors, by wire width within primitive, ...



## List of primitives

Primitive	Schematic	Layout	Primitive	Schematic	Layout
Switch			Differential load (CMC)		
Diode-connected load (DCL)			Current mirror load (CMC_S)		
Differential pair (DP)			Cascode pair (CP)		
Cross-coupled pair (CCP_S)			Level shifter (LS)		
Cross-coupled pair1 (CCP)			Dummy		
Current mirror (CM)			Dummy1		
Current mirror1 (CMFB)			Decoupling cap (decap)		







- SAT-based, design rule clean detailed router
- Allows modeling complex design rules (multiple patterning)
- Allows non-uniform metal grids
- Very effective for compact layout



#### A Hypothetical Design Rule Violation [Suto, Intel]




## Original software architecture




- The flow is divided into multiple stages: Topology identification, primitive generation, P&R, etc.
- Each stage was originally developed, more or less, at one site
- Sites had their own development environments, and wrote code in either C++ (TAMU) or Python (UMN, Intel)
- The team chose a decoupled architecture where interfaces between modules were done using files: either industry standard formats (likely simplified versions) or custom JSON schemas.
- Relied on Docker containers for quickly bringing up individual build environments

Simple to Use:


`schematic2layout.py <design dir> -p <pdk dir>`




**Highly Configurable:** Each sub-package above can be used independently to create alternate entry points






## Example: Latch comparator







# Results for latch comparator

## Manual and generated layouts for comparator




	Manual	EP1	EP2	EP3
Area (Normalized)	100	168	192	100
Power ( $\mu$ W)	148	161	155	149

## Time cost comparison






# Results for analog LDO (ALDO)

## Manual and generated layouts for ALDO



## Time cost comparison



Load regulation and settling time measured from 60 samples



# ALIGN repo

<https://github.com/ALIGN-analoglayout/ALIGN-public>

[ALIGN-analoglayout / ALIGN-public](#) Public

[Unwatch](#) 18 [Unstar](#) 87 [Fork](#) 23

[Code](#) [Issues](#) 85 [Pull requests](#) 29 [Actions](#) [Projects](#) [Wiki](#) [Security](#) [Insights](#)

[master](#) [91 branches](#) [3 tags](#)

[Go to file](#) [Add file](#) [Code](#)

**Last day ends** Merge pull request #809 from ALIGN-analoglayout/... [...](#) 18e5804 13 days ago [4,978 commits](#)

File	Commit Message	Time
.circleci	remove high_speed_comparator test	last month
CircuitsDatabase	[.gitignore] Single source .gitignore	8 months ago
Cktgen	[.gitignore] Single source .gitignore	8 months ago
DetailedRouter	[.gitignore] Single source .gitignore	8 months ago
PlaceRouteHierFlow	fix typo	13 days ago
Viewer	added unit tests	3 months ago
align	correct comparator sizing (#800)	15 days ago
bin	Update README.md for testcase; add missing script	5 months ago
dev	Merge pull request #798 from ALIGN-analoglayout/dependabot...	29 days ago
docs	[constraint] Replace OrderBlocks with Order	6 months ago
examples	correct comparator sizing (#800)	15 days ago
pdk	rebasing master	2 months ago
regression_summaries	Better column names	5 months ago
tests	test for grid expansion	13 days ago
.codacy.yml	[codacy] Fix codacy yml path	2 years ago
.flake8	Revise align/pdk/finfet examples and refactor tests (#759)	3 months ago
.gitattributes	[gitattributes] Change comment	2 years ago
.gitignore	fix ignore	2 months ago

**About**  
No description, website, or topics provided.

[Readme](#) [BSD-3-Clause License](#)

**Releases** 3

[ALIGN release at end of...](#) Latest on Aug 24, 2020

[+ 2 releases](#)

**Packages**  
No packages published [Publish your first package](#)

**Used by** 43

 + 35

**Contributors** 18

 + 7 contributors

[README.md](#)

[PASSED](#) [code quality](#) [License](#) [BSD 3-Clause](#) [docs](#) [passing](#)

## ALIGN: Analog Layout, Intelligently Generated from Netlists

ALIGN is an open source automatic layout generator for analog circuits jointly developed under the DARPA IDEA program by the University of Minnesota, Texas A&M University, and Intel Corporation.










The goal of ALIGN (Analog Layout, Intelligently Generated from Netlists) is to automatically translate an unannotated (or partially annotated) SPICE netlist of an analog circuit to a GDSII layout. The repository also releases a set of analog circuit designs.

The ALIGN flow includes the following steps:




- *Circuit annotation* creates a multilevel hierarchical representation of the input netlist. This representation is used to implement the circuit layout in using a hierarchical manner.
- *Design rule abstraction* creates a compact JSON-format representation of the design rules in a PDK. This repository provides a mock PDK based on a FinFET technology (where the parameters are based on published data). These design rules are used to guide the layout and ensure DRC-correctness.
- *Primitive cell generation* works with primitives, i.e., blocks at the lowest level of design hierarchy, and generates their layouts. Primitives typically contain a small number of transistor structures (each of which may be implemented using multiple fins and/or fingers). A parameterized instance of a primitive is automatically translated to a GDSII layout in this step.
- *Placement and routing* performs block assembly of the hierarchical blocks in the netlist and routes connections between these blocks, while obeying a set of analog layout constraints. At the end of this step, the translation of the input SPICE netlist to a GDSII layout is complete.

### Inputs

- A [SPICE netlist](#) of the analog circuit
- [Setup file](#)
  - Power and Gnd signals (First power signal is used for global power grid)
  - Clk signal (optional)
  - Digital blocks (optional)
- [Library:\(SPICE format\)](#)
  - A basic built-in [template library](#) is provided, which is used to identify hierachies in the design.
  - More library elements can be added in the [user\\_template library](#).
- [PDK: Abstracted design rules](#)
  - A mock FinFET 14nm PDK [rules file](#) is provided, which is used by the primitive cell generator and the place and route engine.

Analog: R2R DACAnalog: SC FilterWireless: BPFWireline: EqualizerWireline: ComparatorAnalog: Capacitive DACWireline: Optical ReceiverAnalog: Flash ADCAnalog: SAR ADC

Technologies  
GF12, ASAP7,  
Intel (Various),  
TSMC65,  
Sky130

Power delivery: PowertrainsPower delivery: LDO

# ALIGN

VIPIA

