

# Innovation by Collaboration: Open Hardware Development

Rob Mains  
General Manager  
CHIPS Alliance

Email: [rmains@linuxfoundation.org](mailto:rmains@linuxfoundation.org)  
Phone: +1 408 607 4879



# The Linux Foundation: More than Linux

- › **1500+** Members  
From 40+ Countries
  - › **100%** of Fortune 100  
Tech & Telecom
  - › **30000+** Developers  
Contributing Code
  - › **200+** Open Source  
Projects
  - › **\$16B+** Shared Value
-  **CHIPS  
ALLIANCE**

Security



Networking



Cloud



Automotive



Blockchain



Edge/IoT



Web



AI




Motion Pictures




# Accelerating with More than Moore...

## Traditional Scaling




## Domain Specific Architectures (DSA) : DAX, GPU, AI, FPGA



## Packaging



## Chiplets



## MCM

## Software: Compilers and Libraries



# Industrial Evolution: Siloed to Collaboration



**Soup to Nuts Silo: In House**



**Supply Chain Management:  
Overseer**



**Open Collaboration**

# Linux Foundation Open Hardware Development: A Neutral Territory



# OpenPOWER Foundation

**2013**

Launched



north america



europe

**200+**

Global Corporate  
Members



asia



south america


OpenPOWER Foundation is a **non-for-profit organization** serving its **member companies** and the **open hardware and software POWER ecosystem**

Fully open sourced POWER ISA in 2019  
Moved under the Linux Foundation



Mission: To accelerate adoption of  
OpenPOWER technologies including the  
ISA, silicon, systems, and software.

- To drive technology innovation through specifications, compliance tests, and product/technology SIGs
- To grow overall ecosystem and members
- To facilitate community engagement and collaboration, sharing of expertise and increase visibility



**<https://openpowerfoundation.org>**

# More than 4k RISC-V members across 70 Countries



## 107 Chip

SoC, IP, FPGA

## 4 Systems

ODM, OEM

## 3 I/O

Memory, network, storage

## 18 Industry

Cloud, mobile, HPC, ML, automotive

## 21 Services

Fab, design services

## 172 Research

Universities, Labs, other alliances

## 50 Software

Dev tools, firmware, OS

## >4000 Individuals

RISC-V engineers and advocates

**RISC-V membership up 28% in 2023**

# CHIPS Members



## Platinum Members



## Gold Members



Institute of Software Chinese Academy of Sciences



## Silver Members



Western Digital



## Auditor Members



## Associate Members




Yale University


# What does it take to make collaboration work?

*It's not easy*

- › Shared common technical challenge
- › Realization stronger together than apart
  - › Leverage strengths
  - › Willingness to share IP to move project forward
- › Shared objectives
- › A degree of trust
- › Alignment of business, legal, engineering
- › The above enables successful collaboration
- › Linux Foundation is a safe harbor for collaborators to gather to solve challenging problems




# What is Linux Foundation Open Hardware About?



## Many Parts to Chip Design

- Instruction Set Architecture
  - Power, RISC-V
- Design Description (RTL)
- Semiconductor (PDK)
- Physical Design
- EDA
- Design Verification
- Test



## Many Participants

- Individuals
- Universities
- Foundations
- Industry


# What is a SoC? A System on a Chip

Many pieces

- A Lego Set
- Unique & Replicated Pieces
- Designed Differently
  - RTL to Gates
  - Custom Circuit Design
  - Memory
  - SERDES
  - Digital
  - Analog



*Its complicated.*

*Ever heard of Kirchoff's Voltage Law?  
How about Maxwell's Equations?*



# Hiding Complexity -> Increasing Productivity

## Making Chip Design Approachable



Transistors

Hand Tuned,  
Placed, &  
Routed

Gates

First Level  
Abstraction

RTL

- H/W Assembler
- Verilog
- VHDL

```
// clocked version (not working yet)
always @ (posedge EM_CLK)
begin
    if (!EM_nCE1 && !EM_nWE) begin
        mem[em_addr] <= EM_D;
    end
    if (!EM_nCE1 && !EM_nOE && EM_nWE) begin
        em_outdata <= mem[em_addr];
    end
end
endmodule
```

Design Patterns


Elements of Reusable  
Object-Oriented Software

Erich Gamma  
Richard Helm  
Ralph Johnson  
John Vlissides



Foreword by Grady Booch

ADISON-WESLEY PROFESSIONAL COMPUTING SERIES



Software Approach

- Python
- Object Based
- Libraries of Services
- Ease of Reuse
- Integrated Verification

Compilation


- Machine Code
- Layout
- One in Same
- Automate Creation

Accelerating Innovation, Increasing Productivity with Less Resource

# Lego Blocks Enabling Design Interchange





Soft IP



Hard IP



Chiplets



*Pick your card to build a winning hand!*



# Some Activities of Interest

# AI/ML in Chip Design, EDA, Chip Technology

## Open Flywheels

Collaboration is easy!




## Ingredients

PDK's  
Architecture  
EDA

## Encased Flywheels


Collaboration is hard!



# What about Chip Design? The Classic Triad to the New Quad of Hardware Development

The 'New Kid'

AI / ML: Enabling Insight & Productivity



The Classic Partners in Crime



Aha!


# Open Source PDK's

## Process Design Kits

- The ingredients for semiconductors
- The foundation of Chip Design


*These are being open sourced*

*-IHP, Global Foundries, Skywater  
Enabling Collaboration  
Accelerating Innovation*



10nm local interconnects



- FinFET device
- Self-aligned local interconnect to sidewall spacer
- Dual damascene with vias self-aligned to partial trench patterned first



Spice Models  
Cell Electric Library Models  
Routing Rules  
Extraction  
LVS/DRC



# Caliptra: Silicon Root of Trust IP Block

- Open source implementation, Apache 2.0 licensed
- Reusable
- Collaboratively developed
- Incorporates a RISC-V VeeR Core
- Targeted for Datacenters
- Measure, verify, and attest



**Caliptra 1.0 Now Available**  
**-RTL**  
**-Design Verification**  
**-Firmware**

# RISC-V Implementation: VeeR core and Verification Bench



## THE F4PGA WORKGROUP

- Established by CHIPS Alliance based on previous work known as SymbiFlow
- F4PGA = FOSS Flow For FPGA
- Goal: drive open source tooling, IP and research efforts for FPGAs
- Groups academia members, industry and FPGA vendors
- Focus on:
  - Open source toolchain for FPGAs (previously known as SymbiFlow)
  - FPGA Interchange Format
  - FPGA Perf Tool
  - FPGA based IP
  - Working on 2 major Design IP contributions



# Automating Analog & Digital Implementation with Open Source EDA




## Analog Generators with Berkeley Analog Generator (BAG)

### Analog Circuit Design Issues




- Advanced technologies are becoming more and more complicated
- Analog circuit design is not agile in nature

### Berkeley Analog Generator

- Provides an interface between python and CAD tools
- Contains process configuration files, schematic generators, layout generators
- Call functions to generate schematic, layout, run extraction, simulation and iterate




## FASoC Tools Family and Flowchart




# Gaining Confidence in *Open* Design with Real Silicon

## Intel's University Shuttle

intel.  
foundry  
services



# Open Hardware Design with Catalog of Trusted Ingredients



# Open Hardware Mini-Summit Talk Schedule



Time	Speaker	Topic Area
13:30 - 14:00	Rob Mains General Manager, CHIPS Alliance	Welcome / Opening Remarks
14:00 - 14:30	Andrea Gallo VP Technology, RISC-V	RISC-V: Getting Involved, Latest Advancements
14:30 - 15:00	Itai Yarom VP, Strategic Alliances, MIPS	Accelerating collaboration in the automotive industry by using open-source software and open-source ISA (RISC-V)
15:00-15:30	Daniel Mueller-Gritschneider Johannes Geier Professor, TU Wien	Open Source Simulators for Pre-Silicon Validation of Safety-critical RISC-V System-on-chip
15:30 - 16:00		Break
16:00 - 16:30	Karol Gugala Engineering Manager, Antmicro	Making VeeR EL2 Caliptra 2.0-ready: enhanced functionalities, verification and documentation
16:30 - 17:00	Christoph Sandner Senior Principal Engineer, Infineon	Value and Opportunities in Open Source for Circuit Design
17:00 - 17:30	Rob Taylor Chief Strategy Officer, ChipFlow	Open Source IC design for Automotive: Real World Experience
17:30		Event End

# Innovation by Collaboration: Open Hardware Development

Rob Mains  
General Manager  
CHIPS Alliance

Email: [rmains@linuxfoundation.org](mailto:rmains@linuxfoundation.org)  
Phone: +1 408 607 4879

