Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

pll: fix the range of DI and DADDR pins #17

Merged
merged 1 commit into from
Aug 18, 2020

Conversation

acomodi
Copy link
Contributor

@acomodi acomodi commented Aug 13, 2020

Signed-off-by: Alessandro Comodi acomodi@antmicro.com

This PR fixes PLL inputs that are not added to the site. This causes conflicts in the constant nets as those pins get to be unrouted.

Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
@acomodi
Copy link
Contributor Author

acomodi commented Aug 13, 2020

@rw1nkler FYI

Copy link
Collaborator

@mkurc-ant mkurc-ant left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@acomodi acomodi merged commit 95466d0 into chipsalliance:master Aug 18, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants