This repository cotains various reusable VHDL code snippets that I intend to use in my FPGA projects, with test benches (if I had enough time to write one) runnable under Xilinx iSim.
It should be possible to open the repo as a Xilinx ISE 14.7 project.