

五、目标代码生成


(16. 指令选择)

魏恒峰

hfwei@nju.edu.cn


2024 年 06 月 12 日






CSDN @电影旅行敲代码

in-memory LLVM IR SelectionDAG MachineInstr MCInst



Where is “Prologue/Epilogue Insertion”?

f0-00 @ Compiler Explorer




f0-O1 @ Compiler Explorer

The screenshot displays the Compiler Explorer web application. The source code in the editor is:

```
1 int facto
2
3 int main()
4 {
5     return
6 }
```

The control flow graph (CFG) shows a single entry point leading to a return statement. The list of passes includes various optimization steps like Assignment/Constant Folding, RISC-V DAG, and Machine Code Linking. The assembly output window shows the generated RISC-V code for the function main, including instructions for stack frame setup, return value calculation, and function return.

SDISel FastISel (per basic block) GlobalISel (per function)



Instruction Selection (ISel)

SelectionDAG Select Phase

The Select phase is the bulk of the target-specific code for instruction selection. This phase takes a legal SelectionDAG as input, **pattern matches** the **instructions supported by the target** to **this DAG**, and produces a new DAG of target code. For example, consider the following LLVM fragment:

```
unsigned int MUL(unsigned long long int x, unsigned int y)
{
    return x * y;
}
```


```
define dso_local i32 @MUL(i64 %x, i32 %y) local_unnamed_addr #0 {
entry:
    %0 = trunc i64 %x to i32
    %conv1 = mul i32 %0, %y
    ret i32 %conv1
}
```







```


define dso_local i32 @MUL(i64 %x, i32 %y) local_unnamed_addr #0 {
entry:
  %0 = trunc i64 %x to i32
  %conv1 = mul i32 %0, %y
  ret i32 %conv1
}

```











dag-combine2.instr for MUL.entr



scheduler.instr for MUL.entr



scheduler input for MUL.entry

bb. 0. entry:

liveins: \$x0, \$x2

%2:gpr = COPY \$x2

%0:gpr = COPY \$x0

%3:gpr = MUL %0:gpr, %2:gpr

\$x0 = COPY %3:gpr

PseudoRET implicit \$x0

Thank
You!



Office 926

hfwei@nju.edu.cn