
五、目标代码生成 (16. 指令选择)

魏恒峰


hfwei@nju.edu.cn

2024年06月12日





in-memory LLVM IR SelectionDAG MachineInstr MCInst



Where is "Prologue/Epilogue Insertion"?


f0-O0 @ Compiler Explorer



f0-O1 @ Compiler Explorer



SDISel FastISel (per basic block) GlobalISel (per function)




Instruction Selection (ISel)


SelectionDAG Select Phase


The Select phase is the bulk of the target-specific code for instruction selection. This phase takes a legal SelectionDAG as input_pattern matches the instructions supported by the target to this DAG, and produces a new DAG of target code. For example, consider the following LLVM fraument:


```
unsigned int) MUL funsigned long long int x, [unsigned int] y)
{
   return x * y;
}
```


define dso_local 132 @MUL(164 %x, 132 %y) local_unnamed_addr =0 {
 entry:
 %0 = trunc 164 %x to 132
 %conv1 = mul 132 %0, %y
 ret 132 %conv1




















```
bb. 0. entry:

liveins: $x0, $x2

%2:gpr = COPY $x2

%0:gpr = COPY $x0

%3:gpr = MUL %0:gpr, %2:gpr

$x0 = COPY %3:gpr

PseudoRET implicit $x0
```

Thank You!



Office 926 hfwei@nju.edu.cn