



lecture and hands-on

presentation

IoT & Embedded OS Security



Internet of Things & Embedded OS Security

Cristian TOMA

E-mail: cristian.toma@ie.ase.ro

Web: ism.ase.ro | acs.ase.ro | dice.ase.ro



Business Card



Cristian Toma

IT&C Security Master

Dorobantilor Ave., No. 15-17
010572 Bucharest - Romania

<http://ism.ase.ro>
cristian.toma@ie.ase.ro
T +40 21 319 19 00 - 310
F +40 21 319 19 00



Agenda for IoT & eMbedded OS





**IoT Clouds, Device Communications Protocols – REST/MQTT/CoAP, IoT Java DIO
Hands-on: Java DIO and MQTT/HTTP-Rest/CoAP on Raspberry Pi, Node-RED/Node.js**

Internet of Things

1. IoT Overview

“Mission: 50 Billion Connected Devices by 2020”

Some Big Numbers:

- 14 bn Connected Devices | Bosch SI
- 50 bn Connected Devices | Cisco
- 309 bn IoT Supplier Revenue | Gartner
- 1.9 tn IoT Economic Value Add | Gartner

Some Small Numbers:

Peter Middleton, Gartner:
By 2020, component costs will have come down to the point that connectivity will become a standard feature, even for processors costing less than


\$1

Data from <http://postscapes.com/internet-of-things-market-size>

Copyright: Excerpt From: Dirk Slama, Frank Puhlmann, Jim Morrish, and Rishi M. Bhatnagar - “Enterprise IoT”, O’Reilly Print House

1. IoT Overview

IoTS – Internet of Things Services Formula: “Difficulty of Finding the Right Service”



“First, we equipped our light bulbs with sensors, so they would only be on if somebody was in the room. Next, we added an iPhone app so you can manage all of the electric lights in your home.”

“Our online security service is now using connected light bulbs to simulate a realistic lighting pattern when you are away from home at night.”

1. IoT Overview

IoTS – Internet of Things Definition

- **Wiki:** Internet of Things (IoT) is the network of physical objects—devices, vehicles, buildings and other items embedded with electronics, software, sensors, and network connectivity—that enables these objects to collect and exchange data.^[1] The Internet of Things allows objects to be sensed and controlled remotely across existing network infrastructure,^[2] creating opportunities for more direct integration of the physical world into computer-based systems, and resulting in improved efficiency, accuracy and economic benefit;^{[3][4][5][6][7][8]} when IoT is augmented with sensors and actuators, the technology becomes an instance of the more general class of cyber-physical systems, which also encompasses technologies such as smart grids, smart homes, intelligent transportation and smart cities. Each thing is uniquely identifiable through its embedded computing system but is able to interoperate within the existing Internet infrastructure. Experts estimate that the IoT will consist of almost 50 billion objects by 2020.^[9]

1. IoT Overview

IoTS – Internet of Things Context

“Moore’s law: Ever-increasing hardware performance enables new levels of abstraction in the embedded space, which provides the basis for semantically rich embedded applications and the decoupling of on-asset hardware and software lifecycles. The app revolution for smartphones will soon be replicated in the embedded space.

Wireless technology: From ZigBee to Bluetooth LE, and from LTE/4G to specialized low-power, wide-area (LPWA) IoT communication networks—the foundation for “always-on” assets and devices is either already available or in the process of being put in place.

Metcalfe’s law: Information and its value grow exponentially as the number of nodes connected to the IoT increases. With more and more remote assets being connected, it looks like we are reaching a tipping point.

Battery technology: Ever-improving battery quality enables new business models, from electric vehicles to battery-powered beacons.

Sensor technology: Ever-smaller and more energy-efficient sensors integrated into multi-axis sensors and sensor clusters, an increasing number of which are preinstalled in devices and assets.


Big Data: Technology that is able to ingest, process, and analyze the massive amounts of sensor-generated data at affordable cost.

The cloud: The scalable, global platform that delivers data-centric services to enable new IoT business models.”

1. IoT Overview

IoTS – Internet of Things Intro

The “Internet of Things” Drives Opportunities




and Challenges

- Always on
- Increased connectivity
- Confidentiality
- Security
- Regulations
- New users

1. IoT Overview

IoTS – Internet of Things Smart Cities Solutions

Libelium Smart World



1. IoT Overview

IoTS – Internet of Things Intro



IoT and the Hype Cycle

□ Gartner has IoT at peak hype

□ Most inflated expectations now

□ Trough of Disillusionment ahead

□ 5-10 years to Plateau




Plateau will be reached in:


less than 2 years 2 to 5 years 5 to 10 years more than 10 years obsolete before plateau

1. IoT Overview

IoTS – Internet of Things Evolution from M2M to IoT




RECAP: Cloud Concepts – Intro – Virtualization



Hosted Architecture

- Installs and runs as an application
- Relies on host OS for device support and physical resource management




Bare-Metal (Hypervisor) Architecture

- Lean virtualization-centric kernel
- Service Console for agents and helper applications


Figure 2: Virtualization Architectures

RECAP: Cloud Concepts – Intro – Virtualization Overview



TYPE 1

*native
(bare metal)*




TYPE 2

hosted

RECAP: Cloud Concepts – Intro – IaaS, PaaS, SaaS

Separation of Responsibilities



Copyright to

<http://blogs.technet.com/b/kevinremde/archive/2011/04/03/saas-paas-and-iaas-oh-my-quot-cloudy-april-quot-part-3.aspx>


RECAP: Cloud Concepts – Intro – IaaS, PaaS, SaaS

SaaS

A screenshot of a software application window titled "Accounts". The menu bar includes "File", "Sections", "Lookups", "Tools", "Call Centre", and "Help". The toolbar contains icons for Back, Home, Forward, Accounts, Contacts, Sales, Campaign, Tasks, Documents, Products, Processes, Reports, Library, Email, and Web. The main pane displays a list of accounts with columns for Account, City, Phone 1, Address, and Email. The list includes entries like "Business Solutions" (Kansas City KS), "Tennsoft" (Kansas City MO), "Boyle Inset Company" (Ottawa), "Maverick Paper" (Kansas City KS), "MacHardware" (Wichita), "May Instruments" (Kansas City KS), "Analox Technologies" (Overland Park), "Walk and Run" (Ottawa), and "Versent" (Ottawa). A detailed view for "Maverick Paper" is shown at the bottom.

SalesForce.com, Google Apps


PaaS



Google App Engine for:
Java, Ruby, Python & GO


VMForce.com, MS Azure

IaaS




vCloud Express/Datacenter,
Amazon EC2

RECAP: Cloud Concepts – Intro – IaaS, PaaS, SaaS




RECAP: Cloud vs. Micro-Services/Containers Concepts

Containers vs. VMs





Containers are isolated,
but share OS and, where
appropriate, bins/libraries



RECAP: Cloud vs. Micro-Services/Containers Concepts

Your Datacenter or VPC




1. Embedded OS & IoT Architecture + Security

IoT Cloud Service Architecture + Security



1. Embedded OS & IoT Architecture + Security


Embedded Hardware & OS within IoT Architecture + Security



1. Embedded OS & IoT Architecture + Security

IoT Cloud Service Architecture + Security – Intel WindRiver


Wind River Helix Product Portfolio Applied to Topology



1. Embedded OS & IoT Architecture + Security

IoT Cloud Service Architecture + Security – Eurotech

IoT Architecture Typical Gateway Scenarios



1. Embedded OS & IoT Architecture + Security

IoT Cloud Service Architecture + Security – Cisco

Cisco Internet of Things Portfolio



Manufacturing



Mining



Energy Utility



Oil and Gas



Transportation



City



Defense



SP/M2M

Connected Factory • Connected Train • City Safety and Security • Energy Distribution Automation • Connected Well

Industrial Switching

IE 2000
IE 3000
C352000




Industrial Routing

COR 2000
ASR 900




Industrial Wireless

Field AP - 1552
Industrial AP (Rockwell)
Field AP - IW3700
802.11ac
Positive Train Control



Field Network

CSR 1000
819H
IR 509
829H
809H



Embedded Networks

9900 ESR,
ESS 2020
Switches
9921 ESR
Software Router



Connected Safety & Security

Video Surveillance Manager and IP Cameras
Physical Access Manager



Digital Media

DMM
Digital Media Manager
Digital Media Processors




IoT Security

Application Enablement [Fog Computing/IOx]

Management


1. Embedded OS & IoT Architecture + Security

IoT Cloud Service Architecture + Security – **Salesforce/c9.io - ThingsWorx**




1. Embedded OS & IoT Architecture + Security

IoT Cloud Service Architecture + Security – Bosch




1. Embedded OS & IoT Architecture + Security

IoT Cloud Service Architecture + Security – Google



1. Embedded OS & IoT Architecture + Security


IoT Cloud Service Architecture + Security – Xively



1. Amazon IoT Architecture

IoT Cloud Service Architecture + Security – **Amazon AWS IoT Cloud**


AWS IoT to Amazon DynamoDB to Dashboard



Select * from 'iotbutton/+'


1. IBM IoT Architecture

IoT Cloud Service Architecture + Security – IBM Watson IoT Platform




1. Microsoft IoT Architecture

IoT Cloud Service Architecture + Security – Microsoft Azure IoT



1. Oracle IoT Architecture


IoT Cloud Service Architecture + Security – Oracle IoT Cloud Service



1. Cloud Vendor Emphasis Comparison (Y 2013)

Gartner Cloud Comparison (Y 2013)

Summary of Major Vendor Emphasis



Note: This is not an evaluation of capabilities, but rather of emphasis.



* The provider may offer public, community or virtual private services

Gartner

1. IoT Overview

IoTS – Internet of Things Intro

IoT - Internet of Things

Applications: Smart Cities (e.g. Waste Collection Management), Distributed Computing in IoT Cloud/Silos, Semantic Sensor Network, Health Care App, E-Payment Solutions, Social Sensing Applications, Big Data / NoSQL processing, Crypto Blockchain Solutions.

IoT Middleware

(M2M - Machine to Machine / Internet Protocols)

IoT

Sensors & Actuators

Embedded Devices - Smart Objects

IoT Cloud / Back-End Systems

REST & WS-SOA

Web Semantic
(Web 2.0 & 3.0)
- OWL/RDF

CoAP

MQTT
M2M – MoM
Protocols,
Agents based
Middleware

Temperature,
Humidity,
Motion,
Camera,
Pollution - CO,
Noise, Infrared
– Actuators:
Engines, Plugs,
Boilers, etc.

Radio -
ISO 14443 A/B
(prox. card/tag)
NFC / ISO 15693
& 18000
vicinity card/tag

Embedded IoT GWs and
Nodes
PoC: Raspberry Pi,
Arduino, BeagleBone
/Ninja blocks

Production: Eurotech,
Cisco/Tehnicolor, HMS-
Netbiter, etc.

Smart Objects
API
&
Device
Models/Types

Gateway
Services

Oracle IoT CS

IBM BlueMix

Microsoft Azure

Amazon AWS
IoT

Public / Private
PaaS or IaaS
Clouds
(ThingsWorks,
Xively)

Open Source
Clouds / GRID /
Distributed and
Parallel Systems

1. IoT Boards

IoTS – Internet of Things Smart Objects: IoT Nodes and Gateways (Dev Boards – Non-production)

Smart Object	Tools + Developers Web Page
Raspberry PI	<p>Micro-processor / Micro-controller: ARM Linux based OS</p> <p>Programming Languages / Dev Platforms: Python, C/C++, ARM ASM or Java Embedded</p> <p>Web (UK): http://www.raspberrypi.org/</p>
Arduino	<p>Micro-processor / Micro-controller: ATMega</p> <p>Programming Languages / Dev Platforms: Arduino Programming Language (based on Wiring), Atmel ASM, C/C++</p> <p>Web (Italy): http://www.arduino.cc/</p>

1. IoT Boards

IoTS – Internet of Things Smart Objects: IoT Nodes and Gateways (Dev Boards – Non-production)

Smart Object	Tools + Developers Web Page
WaspMote 	Micro-processor / Micro-controller: ATMega Programming Languages / Dev Platforms: WaspMote Scripts (looks like Atmel C/C++ combined with Java) Web (Spain): http://www.libelium.com/development/
BeagleBone / Ninja Blocks 	Micro-processor / Micro-controller: ARM Linux based OS: Ubuntu or Android 4.0 Programming Languages / Dev Platforms: C/C++, Java for Android, Ubuntu Programming Languages, ASM ARM Web (US): http://beagleboard.org/Products/BeagleBone
ESP-8266 ESP-01/ESP-12 / NodeMcu Lua ESP8266 CH340G WIFI 	Micro-processor / Micro-controller: ESP8266EX HAL/OS: Native Firmware with AT commands or Lua interpreter capabilities Programming Languages / Dev Platforms: Lua or AT commands Web: https://benlo.com/esp8266/esp8266QuickStart.html

1. IoT Mobile Smart Devices as Gateways

IoTS – Internet of Things Smart Objects: Mobile Smart Devices (Dev & Production)

Mobile Convergence for M-App Development

HTML 5 / CSS 3 / JavaScript

WebKIT Engine / Similar Engine

Mobile IoT: Android/Java, iOS, C-Posix, JavaScript

ANDROID



iOS

Apple

BlackBerry



Windows
8/10 IoT Core



Intel Tizen



SailfishOS & Ubuntu
Touch



Firefox
OS



Java

C/C++

Swift /
Objectiv
e-C

Java &
Native
C/C++

Web:
HTML 5

C#.NET

C/C++

Web:
HTML 5


Native:
C++ Qt

Web:
QML or
HTML 5

Web:
HTML 5

1. IoT Mobile Vicinity and Proximity Techs

IoTS – Internet of Things Smart Objects: Mobile NFC | RFID Sensors & Standards – Vicinity vs. Proximity
(Dev & Production)



Embedded OS HW Details (for IoT GW) – Real Devices vs. Development Boards

No	Vendor/Provider	Model	OS / VM	CPU	RAM (MB)	Flash/SD/SSD (GB)	Main Promoted Dev Platforms/SDKs
1	Eurotech						
1.1		DynaGATE 15-10	Yocto Linux, Intel Gateway Solutions for IoT ready; It may support Java SE	Intel Quark SoC X1020D, 400Mhz		5128 GB	1. Everyware Software Framework (ESF) support to extend capabilities further, including remote device management and Java programmability 2. POSIX C 3. Java SE-e
1.2		ReliaGATE 20-11	Wind River Linux (intel); it may support Java SE	Intel ATOM, E620 (T) 600MHz, E640(T) 1GHz, E660(T) 1.3GHz, E680(T) 1.6GHz		5128 GB	1. Everyware Software Framework (ESF) Ready compatible with Eurotech's Everyware Device Cloud (EDC) 2. POSIX C 3. Java SE-e
1.3		ReliaGATE 15-10	Yocto Linux, Intel Gateway Solutions for IoT ready; It may support Java SE	Intel Quark SoC X1020D, 400Mhz		5124 GB	1. Everyware Software Framework (ESF) support to extend capabilities further, including remote device management and Java programmability 2. POSIX C 3. Java SE-e

Embedded OS HW Details

2	IBM	it supports including Raspberry Pi and Arduino					
2.1		Wind River Linux (Intel) - IoT Ready (including MQTT distro); it may support Java SE	Intel Quark SoC X1020D	5128 GB	1. Python with MQTT Paho lib connected to IBM Bluemix Cloud 2. POSIX C 3. Java SE-e 4. OSGi - Eclipse Kura / Lua		
3	Netbiter / HMS						
3.1		Linux BusyBox, Optional activation via Argos Cloud and it is Java SE and C enabled	ARM Cortex	0,5 (512 MB - with restricted partitions))	1. HMS GW SW Stack -with ZeroMQ, Native SNMP, Native Protocol Agents (with samples for Java and C) and Netbiter Argos Cloud 2. POSIX C 3. Java SE-e		
3.2		Linux BusyBox, Optional activation via Argos Cloud and it is Java SE and C enabled	ARM Cortex	0,5 (512 MB - with restricted partitions))	1. HMS GW SW Stack -with ZeroMQ, Native SNMP, Native Protocol Agents (with samples for Java and C) and Netbiter Argos Cloud 2. POSIX C 3. Java SE-e		

Embedded OS HW Details

4	Gemalto						
4.1		Cinterion Concept Board	Proprietary OS? With Java ME 3.2 embedded on EHS6 chip	ARM 11		0,01 GB (10 MB user space for JME 10 Midlets)	1. Java ME 3.2
5	Microsoft (boards promoted by Microsoft)						
5.1		MinnowBoard MAX / Rpi 2 Model B+	Windows 10 IoT Core, Debian GNU/Linux, Yocto Project Compatible, Android 4.4 System	Intel Atom x64 E38xx Series SoC	1024 / 2048	8 GB	1. Microsoft C# .NET / C++ 2. POSIX C 3. Java SE-e 4. JavaScript on Node.js
5.2		Sharks Cove	Windows 8.1	Intel ATOM Z3735G	1024	16 GB	1. Microsoft C# .NET / C++
5.3		Qualcomm DragonBoard 410C	Linux based on Ubuntu, and planned support for Windows 10 IoT Core RT	ARM Cortex A7	1024	8 GB	1. POSIX C 2. C++ 3. Java SE-e 4. JavaScript - Node.js / Microsoft C#

Embedded OS HW Details

6	BoundaryDevice						
6.1		Nitrogen6 SabreLite	Android or Linux Ubuntu 14 Trusty T	ARM Cortex A9 dual-core	512 4 GB	1. POSIX C 2. C++ 3. Java SE-e 4. JavaScript - Node.js / Python	
6.2		Nitrogen6 MAX	Android or Linux Ubuntu 14 Trusty T	ARM Cortex A9 quad-core	1024 8 GB	1. POSIX C 2. C++ 3. Java SE-e 4. JavaScript - Node.js / Python	
7	Intel (GW HW provider - please see the above models)						
7.1		Intel Edison + Arduino Breakout Board	Yocto Linux, Arduino, Node.js (nodeRED)	Intel ATOM SoC	1024 8 GB	1. C-Arduino 2. Gnu C/C++	
7.2		Galileo Gen 2	Yocto Linux	Intel Quark SoC X1000	256 8 GB	1. C-Arduino 2. Python 3. JavaScript - Node.js 4. POSIX C	
7.3		Intel Galileo	Yocto Linux	Intel ATOM x64	256 8 GB	1. C-Arduino 2. Python 3. JavaScript - Node.js	

Embedded OS HW Details

8	Beagle Boards						
8.1		BeagleBone Black	Debian Android Ubuntu Cloud9 IDE on Node.js w/ BoneScript library	ARM Cortex A8 Sitara	5124 GB		1. Java SE-e 2. C/C++ 3. JavaScript - Node.js 4. Python
9	Raspberry						
9.1		Rpi Modelb / Raspberry Pi 2 Model B+	Raspbian Wheezy OS/Debian Linux Embedded	Broadcom BCM2835 SoC/BCM2836 SoC, single- Core/Quad- core ARM Cortex-A7	512 / 1024 4GB		1. Python 2. C/C++ 3. JavaScript - Node.js + node- Red 4. Java 8 SE-e 5. Java 8 ME-e
10	Arduino						
10.1		Arduino Yun	Linux eMbedded OS + Arduino Environment	Atheros AR9331 MIPS/ARM + ATmega32u4	642 GB		1. C-Arduino + Bridge Library - HTTP and Python

Embedded OS HW Details (for IoT Nodes)

1	ESP						
1.1		ESP8266 ESP-01 board	Proprietary OS/Firmware with Interpreters	106micro Diamond Standard core (LX3)	64 KB Instruction 96 KB data	64 KB	1. AT/HTTP Commands 2. Lua (with NodeMCU Lua)
1.2		NodeMcu Lua WIFI IoT dev board based ESP8266 module	Proprietary OS/Firmware with Interpreters	106micro Diamond Standard core (LX3)	64 KB Instruction 96 KB data	64 KB	1. AT/HTTP Commands 2. Lua (with NodeMCU Lua)
1.2		ESP8266 ESP-12 board	Proprietary OS/Firmware with Interpreters	106micro Diamond Standard core (LX3)	? ?	? ?	1. HTTP Commands 2. Lua (with NodeMCU Lua)
2	NXP (NXP acquired Freescale & Qualcomm acquired NXP)						
2.1		ARM mbed NXP LPC1768 Development Board	?	ARM Cortex-M3	32 KB	512 KB	1. ARM mbed C and Library
2.2		Freescale FRDM-K64	?	ARM Cortex-M3	256 KB	1024 KB	1. ARM mbed C

1. IoT Communications Protocols HTTP-REST, CoAP, MQTT

1. Infrastructure (e.g.: 6LowPAN, IPv4/IPv6, RPL, ZigBee, Z-Wave, SigFox, LoraWAN, GSM-3G/4G, WiMAX, GSM 5G IoT-NB)

2. Identification (e.g.: EPC, uCode, IPv6, URIs)

3. Comms / Transport (e.g.: Wi-Fi, Bluetooth, BLE, LPWAN, ZigBee, Z-Wave, SigFox, LoraWAN, GSM 3G/4G, WiMAX)

4. Discovery (e.g.: Physical Web, mDNS, DNS-SD)


5. Data Protocols (e.g.: MQTT, CoAP/HTTP-REST, AMQP, Websocket, LWM2M, ModBus)

6. Device Management (e.g.: TR-069, OMA-DM)

7. Semantic (e.g.: JSON-LD, Web Thing Model)


8. Multi-layer Frameworks (e.g.: Alljoyn, IoTivity, Weave, Homekit, etc.)

9. Security – Transversal (e.g. Open Trust Protocol (OTrP) in TEE, X509)




1. IoT Communications Protocols HTTP-REST, CoAP, MQTT

Remember the I in IoT!




1. IoT Communications Protocols HTTP-REST, CoAP, MQTT

Open Standards Reference Model



David E Culler Open Standards Reference Model

IOT COMMUNICATIONS




IOT COMMUNICATIONS

	LoRa	Sigfox	NB-IoT
Coverage	160dB	157dB	164dB
Technology	Proprietary	Proprietary	Open LTE
Spectrum	Unlicensed	Unlicensed	Licensed (LTE/any)
Duty Cycle restrictions	Yes	Yes	No
Output power restrictions	Yes (14dBm = 25mW)	Yes (14dBm = 25mW)	No (23dBm = 200mW)
Downlink data rate	<0.1kbps	<10kbps	0.5 – 200kbps
Uplink data rate	<0.1kbps	<10kbps	0.3 – 180kbps
Battery life (200b/day)	10+ years	10+ years	15+ years
Module cost	<\$10 (2016)	<\$10 (2016)	\$6 (2017) to <\$2 (2020)
Security	Low	Low	Very high

Fig 1. Key technical specifications for NB-IoT (from R1-157741, Summary of NB-IoT evaluations results, 3GPP RAN1#83, Nov 2015), Sigfox, and LoRa (from LoRaWAN: a technical overview of LoRa and LoRaWAN, LoRa Alliance, Nov 2015).

1. IoT Communications Protocols HTTP-REST, CoAP, MQTT




1. IoT Communications Protocols HTTP-REST, CoAP, MQTT

WS-* vs. REST Comparison




1. IoT Communications Protocols HTTP-REST vs. WS Recap

This Ain't the REST Design Pattern




1. IoT Communications Protocols HTTP-REST vs. WS Recap

This is the REST Design Pattern



1. IoT Communications Protocols HTTP-REST vs. WS Recap

This ain't the
REST Design Pattern



1. IoT Communications Protocols HTTP-REST vs. WS Recap

REST Approach in Web Architecture:

URLs are Cheap! Use Them!

The airline provides several URLs - one URL for premier members, a different URL for frequent flyers, and still another for regular customers.




Premier Members



Frequent Flyer Members



Regular Members




Client

Proxy

Premier Member Reservation Service


Frequent Flyer Reservation Service

Regular Member Reservation Service



1. IoT Communications Protocols HTTP-REST Recap

Web Naming





1. IoT Communications Protocols HTTP-REST Recap

Web Paradigms:

REST Resource vs.

SOAP Service (WS-*)

```
application/json
{
  "temp":50, "unit":"C"
}
```



1. IoT Communications Protocols HTTP-REST vs. WS Recap

- Simple **web service** as an example: querying a phonebook application for the details of a given user
- Using Web Services and SOAP, the request would look something like this:


```
<?xml version="1.0"?>  
  
<soap:Envelope  
    xmlns:soap="http://www.w3.org/2001/12/soap-  
    envelope"  
    soap:encodingStyle="http://www.w3.org/2001/12/  
    soap-encoding">  
    <soap:body  
        pb="http://www.acme.com/phonebook">  
        <pb: GetUserDetails>  
        <pb: UserID>12345</pb: UserID>  
        </pb: GetUserDetails>  
    </soap:Body>  
</soap:Envelope>
```

- Simple **REST service** as an example
- And with REST? The query will probably look like this:
<http://www.acme.com/phonebook/UserDetails/12345>
- GET [/phonebook/UserDetails/12345](http://www.acme.com/phonebook/UserDetails/12345) HTTP/1.1
Host: www.acme.com
Accept: application/xml
- **Complex query:**
<http://www.acme.com/phonebook/UserDetails?firstName=John&lastName=Doe>

1. IoT Communications Protocols HTTP-REST Recap

What is REST?

REpresentational State Transfer




1. IoT Communications Protocols HTTP-REST Recap

HTTP Request/Response As REST



1. IoT Communications Protocols HTTP-REST Recap

REST over HTTP – Uniform interface



- **CRUD** operations on resources
 - Create, Read, Update, Delete
- Performed through **HTTP methods + URI**

CRUD Operations

4 main HTTP methods

Verb

Noun

Create (Single)

POST

Collection URI

Read (Multiple)

GET

Collection URI

Read (Single)

GET

Entry URI

Update (Single)

PUT

Entry URI

Delete (Single)

DELETE

Entry URI

Operation	SQL	HTTP
Create	INSERT	PUT / POST
Read (Retrieve)	SELECT	GET
Update (Modify)	UPDATE	PUT / PATCH
Delete (Destroy)	DELETE	DELETE

POST = Create
GET = Read
PUT = Update
DELETE = Delete

1. IoT Communications Protocols CoAP vs. MQTT

HTTP + HTML – The Web Protocol

What was the element of success for the Web?

HTML

Uniform representation of documents;

URIs

Uniform Referents for Data and Services on the Web;

HTTP

Universal transfer protocol;

Enables a Distribution System of Proxies and Reverse Proxies

1. IoT Communications Protocols CoAP vs. MQTT

REST and Web Architecture

REpresentational State Transfer

Relies on a stateless, client-server, cacheable communication protocol

Instead of using complex mechanisms to connect between machines, simple HTTP is used to make call between machines

RESTful applications use HTTP requests to post data (create and/or update), read data (e.g., make queries), and delete data.

Thus, REST uses HTTP for all four CRUD (Create/Read/Update/Delete) operations.

Do Not Forget: REST is not a protocol nor a standard, but an
ARCHITECTURAL STYLE

1. IoT Communications Protocols CoAP vs. MQTT

HTTP: Why not in IoT? – although possible to be in IoT GWs but rare in IoT Nodes



8/16-bit Microcontrollers, with limited RAM and ROM;

Constrained networks such as 6LoWPAN support the fragmentation of IPv6 packets into small link-layer frames, however incurring significant reduction in packet delivery probability;

TCP as the Transport Protocol, too heavy for LLN motes;

SSL/TLS for security: too heavy;

1. IoT Communications Protocols CoAP

CoAP – Default UDP Port 5683

IETF CoRE, designed to ensure interoperability with the WEB (GET, PUT, POST, DELETE).

Last Update: v18, 28 June 2013, Link:


<http://tools.ietf.org/html/draft-ietf-core-coap-18>

- Document-Centric.
- Request/Response mode, with the Observe flag.
- UDP binding, with optional reliability supporting unicast and multicast request (5683 UDP Port)
- Asynchronous Messages Exchanges
- Low Header Overhead and Parsing Complexity
- Simple proxying and Caching Capabilities
- Security binding to DTLS

1. IoT Communications Protocols CoAP

CoAP – Interaction Model

Client/Server Architecture




A CoAP implementation acts both in client and server role

Response Code;

Asynchronous Exchange

1. IoT Communications Protocols CoAP

CoAP is One Key IoT Standard




1. IoT Communications Protocols CoAP

CoAP: The Web of Things Protocol


- Open IETF Standard
- Compact 4-byte Header
- UDP, SMS, (TCP) Support
- Strong DTLS Security
- Asynchronous Subscription
- Built-in Discovery

CoAP	
DTLS	SMS
UDP	
IP	



1. IoT Communications Protocols CoAP

CoAP Design Requirements



1. IoT Communications Protocols CoAP

What CoAP is (and is not)

- Sure, CoAP is
 - A very efficient RESTful protocol
 - Ideal for constrained devices and networks
 - Specialized for M2M applications
 - Easy to proxy to/from HTTP
- But hey, CoAP is not
 - A general replacement for HTTP
 - HTTP compression
 - Restricted to isolated “automation” networks


CoAP Features

- Embedded web transfer protocol (`coap://`)
- Asynchronous transaction model
- UDP binding with reliability and multicast support
- GET, POST, PUT, DELETE methods
- URI support
- Small, simple 4 byte header
- DTLS based PSK, RPK and Certificate security
- Subset of MIME types and HTTP response codes
- Built-in discovery
- Optional observation and block transfer

1. IoT Communications Protocols CoAP


Transaction Model

- Transport
 - CoAP currently defines:
 - UDP binding with DTLS security
 - CoAP over SMS or TCP possible
- Base Messaging
 - Simple message exchange between endpoints
 - Confirmable or Non-Confirmable Message answered by Acknowledgement or Reset Message
- REST Semantics
 - REST Request/Response piggybacked on CoAP Messages
 - Method, Response Code and Options (URI, content-type etc.)



1. IoT Communications Protocols CoAP

CoAP – Two Layer Approach



Messages Layer: deal with UDP and the asynchronous nature of the interactions

Request Response Layer: Method and Response Codes

CoAP is however a single protocol, with messages and request/response just features of the CoAP header

1. IoT Communications Protocols CoAP




Message Format

CoAP messages are encoded in a simple binary format.

The Message Header (4 bytes).

The variable-length token value 0 and 8 bytes long.



Ver - Version (1) → 2 bit unsigned integer. Implementations of this field to 1 (01 binary).

T - Message Type → 2-bit unsigned integer. (Confirmable, Non-Confirmable, Acknowledgement, Reset).

TKL - Token Length → 4-bit unsigned integer. Indicates the length of the variable-length Token field (0-8 bytes).

Code - 8-bit unsigned integer. 3 bit class(most significant bits). 5 bits detail (least significant bits).


Request Method (1-10) or Response Code (40-255)

Message ID - 16-bit identifier for matching responses

Token - Optional response matching token

1. IoT Communications Protocols CoAP


CoAP – Messaging Model



Confirmable (CON):

Default Timeout and Exponential Backoff, ACK with the same Message ID.

Reset option: if the server cannot support confirmable mode.




Non-Confirmable (NON):

Simple data, Message ID for duplicate detection


Reset Option: if the server cannot accept NON messages.

1. IoT Communications Protocols CoAP


CoAP – Interaction Model



1. IoT Communications Protocols CoAP





CoAP – Interaction Model



1. IoT Communications Protocols CoAP

Bits and bytes...



1. IoT Communications Protocols CoAP

CoAP – Other Features

- Caching
- CoAP supports caching of responses to efficiently fulfill requests. Simple Caches is particularly useful in constrained networks for several reasons, including traffic limiting, performance improving, resources accessing times and security.
- Resource Discovery
- CoAP Multicast: “All CoAP Nodes”
GET ./well-known/core

1. IoT Communications Protocols CoAP

CoAP – COnstrained Application Protocol getting started

- There are many open source implementations available:
 - [mbed](#) includes CoAP support
 - Java CoAP Library [Californium / org.ws4d.coap](#) ([ws4d-jcoap.jar](#))
 - C CoAP Library [Erbium](#)
 - [libCoAP](#) C Library
 - [jCoAP](#) Java Library
 - [OpenCoAP](#) C Library
 - TinyOS and Contiki include CoAP support
- CoAP is already part of many commercial products/systems
 - ARM Sensinode [NanoService](#)
 - [RTX 4100 WiFi Module](#)
- Firefox has a CoAP [plugin called Copper](#)
- Wireshark has CoAP dissector support
- Implement CoAP yourself, it is not that hard! – if time available!

1. IoT Communications Protocols MQTT

Message Queueing Telemetry Transport – MQTT – Default TCP Port 1883



1998, Dave Locke & Ian Craggs, IBM. From March, 2013, start of standardization process at OASIS. Now v3.1 (2013)


<http://public.dhe.ibm.com/software/dw/webservices/ws-mqtt/mqtt-v3r1.html>

Main Features:

- Publish / Subscribe message pattern → one-to-many messaging distribution, applications decoupling;
- Message transport payload-agnostic;
- Assumes the use of the TCP/IP protocol stack;
- 3 QoS Levels: At Most Once, At Least Once, Exactly Once;
- Small Transport Overhead, minimal messages exchanges;
- Will Mechanism, to indicate to the other part an abnormal disconnection

1. IoT Communications Protocols MQTT

MQTT - Publish Subscribe Messaging aka One to Many



A Publish Subscribe messaging protocol allowing a message to be published once and multiple consumers (applications / devices) to receive the message providing decoupling between the producer and consumer(s)

A producer sends (publishes) a message (publication) on a topic (subject)

A consumer subscribes (makes a subscription) for messages on a topic (subject)

A topic is managed within a MQTT Broker

A message server / broker matches publications to subscriptions

- If no matches the message is discarded
- If one or more matches the message is delivered to each matching subscriber/consumer

MQTT

MQ TELEMETRY TRANSPORT

AN INTRODUCTION TO MQTT, A PROTOCOL FOR
M2M AND IoT APPLICATIONS

Peter R. Egli
INDIGOO.COM

Rev. 1.80

Contents

1. What is MQTT?
2. MQTT characteristics
3. Origins and future of MQTT standard
4. MQTT model
5. MQTT message format
6. MQTT QoS
7. CONNECT and SUBSCRIBE message sequence
8. PUBLISH message flows
9. Keep alive timer, breath of live with PINGREQ
10. MQTT will message
11. Topic wildcards
12. MQTT-SN

1. What is MQTT?

MQTT is a lightweight message queueing and transport protocol.

MQTT, as its name implies, is suited for the transport of telemetry data (sensor and actor data).


MQTT is very lightweight and thus suited for M2M (Mobile to Mobile), WSN (Wireless Sensor Networks) and ultimately IoT (Internet of Things) scenarios where sensor and actor nodes communicate with applications through the MQTT message broker.

Example:

Light sensor continuously sends sensor data to the broker.

Building control application receives sensor data from the broker and decides to activate the blinds.


Application sends a blind activation message to the **blind actor node** through the broker.



2. MQTT characteristics

MQTT Key features:

- Lightweight message queueing and transport protocol
- Asynchronous communication model with messages (events)
- Low overhead (2 bytes header) for low network bandwidth applications
- Publish / Subscribe (PubSub) model
- Decoupling of data producer (publisher) and data consumer (subscriber) through topics (message queues)
- Simple protocol, aimed at low complexity, low power and low footprint implementations (e.g. WSN - Wireless Sensor Networks)
- Runs on connection-oriented transport (TCP). To be used in conjunction with 6LoWPAN (TCP header compression)
- MQTT caters for (wireless) network disruptions



1. IoT Communications Protocols MQTT


- The past, present and future of MQTT:
 - MQTT was developed by IBM and Eurotech.
 - The current version 3.1 is available from <http://mqtt.org/>

Eventually, MQTT version 3.1 is to be adopted and published as an official standard by OASIS (process ongoing).

As such, OASIS becomes the new home for the development of MQTT.


The OASIS TC (Technical Committee) tasked with the further development of MQTT commits to the following:

- Backward compatibility of forthcoming OASIS MQTT standard with MQTT V3.1
- Changes restricted to the CONNECT message
- Clarification of existing version V3.1 (mostly editorial changes)



4. MQTT model (1/3)

The core elements of MQTT are clients, servers (=brokers), sessions, subscriptions and topics.




4. MQTT model (2/3)

MQTT client (=publisher, subscriber):

Clients subscribe to topics to publish and receive messages.

Thus subscriber and publisher are special roles of a client.



MQTT server (=broker):

Servers run topics, i.e. receive subscriptions from clients on topics, receive messages from clients and forward these, based on client's subscriptions, to interested clients.

Topic:

Technically, topics are message queues. Topics support the publish/subscribe pattern for clients.

Logically, topics allow clients to exchange information with defined semantics.

Example topic: Temperature sensor data of a building.



4. MQTT model (3/3)

Session:

A session identifies a (possibly temporary) attachment of a client to a server. All communication between client and server takes place as part of a session.


Subscription:

Unlike sessions, a subscription logically attaches a client to a topic. When subscribed to a topic, a client can exchange messages with a topic.

Subscriptions can be «transient» or «durable», depending on the clean session flag in the CONNECT message:


«Transient» subscription ends with session:

Messages M3 and M4 are not received by the client



«Durable» subscription:

Messages M2, M4 and M5 are not lost but will be received by the client as soon as it creates / opens a new session.



Message:

Messages are the units of data exchange between topic clients.

MQTT is agnostic to the internal structure of messages.


IoT Communications Protocols MQTT

MQTT – Message Type and 2 bytes Mandatory Header
Client – Broker General Messages Flow

bit	7	6	5	4	3	2	1	0
byte 1			Message Type		DUP flag		QoS level	RETAIN
byte 2	Remaining Length							

Message Type

- | | |
|-----------|----------------|
| 1 CONNECT | 8 SUBSCRIBE |
| 2 CONNACK | 9 SUBACK |
| 3 PUBLISH | 10 UNSUBSCRIBE |
| 4 PUBACK | 11 UNSUBACK |
| 5 PUBREC | 12 PINGREQ |
| 6 PUBREL | 13 PINGRESP |
| 7 PUBCOMP | 14 DISCONNECT |



5. MQTT message format (1/14)


Message format:

MQTT messages contain a mandatory fixed-length header (2 bytes) and an optional message-specific variable length header and message payload.

Optional fields usually complicate protocol processing.

However, MQTT is optimized for bandwidth constrained and unreliable networks (typically wireless networks), so optional fields are used to reduce data transmissions as much as possible.

MQTT uses network byte and bit ordering.



5. MQTT message format (2/14)

Overview of fixed header fields:

Message fixed header field	Description / Values	
Message Type	0: Reserved	8: SUBSCRIBE
	1: CONNECT	9: SUBACK
	2: CONNACK	10: UNSUBSCRIBE
	3: PUBLISH	11: UNSUBACK
	4: PUBACK	12: PINGREQ
	5: PUBREC	13: PINGRESP
	6: PUBREL	14: DISCONNECT
	7: PUBCOMP	15: Reserved
DUP	Duplicate message flag. Indicates to the receiver that this message may have already been received. 1: Client or server (broker) re-delivers a PUBLISH, PUBREL, SUBSCRIBE or UNSUBSCRIBE message (duplicate message).	
QoS Level	Indicates the level of delivery assurance of a PUBLISH message. 0: At-most-once delivery, no guarantees, «Fire and Forget». 1: At-least-once delivery, acknowledged delivery. 2: Exactly-once delivery. Further details see MQTT QoS .	
RETAIN	1: Instructs the server to retain the last received PUBLISH message and deliver it as a first message to new subscriptions. Further details see RETAIN (keep last message) .	
Remaining Length	Indicates the number of remaining bytes in the message, i.e. the length of the (optional) variable length header and (optional) payload. Further details see Remaining length (RL) .	

5. MQTT message format (3/14)

RETAIN (keep last message):

RETAIN=1 in a PUBLISH message instructs the server to keep the message for this topic. When a new client subscribes to the topic, the server sends the retained message.


Typical application scenarios:

Clients publish only changes in data, so subscribers receive the **last known good value**.

Example:

Subscribers receive last known temperature value from the temperature data topic.

RETAIN=1 indicates to subscriber B that the message may have been published some time ago.



5. MQTT message format (4/14)

Remaining length (RL):


The remaining length field encodes the sum of the lengths of:

- a. (Optional) variable length header
- b. (Optional) payload

To save bits, remaining length is a variable length field with 1...4 bytes.

The most significant bit of a length field byte has the meaning «continuation bit» (CB). If more bytes follow, it is set to 1.

Remaining length is encoded as $a * 128^0 + b * 128^1 + c * 128^2 + d * 128^3$ and placed into the RL field bytes as follows:




Example 1: RL = 364 = $108 * 128^0 + 2 * 128^1 \rightarrow a=108, CB0=1, b=2, CB1=0, c=0, d=0, CB2=0$

Example 2: RL = 25'897 = $41 * 128^0 + 74 * 128^1 + 1 * 128^2 \rightarrow a=41, CB0=1, b=74, CB1=1, c=1, CB2=0, d=0$

5. MQTT message format (5/14)

CONNECT message format:

The CONNECT message contains many session-related information as optional header fields.




5. MQTT message format (6/14)

Overview CONNECT message fields:

CONNECT message field	Description / Values
Protocol Name	UTF-8 encoded protocol name string. Example: «Light_Protocol»
Protocol Version	Value 3 for MQTT V3.
Username Flag	If set to 1 indicates that payload contains a username.
Password Flag	If set to 1 indicates that payload contains a password. If username flag is set, password flag and password must be set as well.
Will Retain	If set to 1 indicates to server that it should retain a Will message for the client which is published in case the client disconnects unexpectedly.
Will QoS	Specifies the QoS level for a Will message.
Will Flag	Indicates that the message contains a Will message in the payload along with Will retain and Will QoS flags. More details see MQTT will message .
Clean Session	If set to 1, the server discards any previous information about the (re)-connecting client (clean new session). If set to 0, the server keeps the subscriptions of a disconnecting client including storing QoS level 1 and 2 messages for this client. When the client reconnects, the server publishes the stored messages to the client.
Keep Alive Timer	Used by the server to detect broken connections to the client. More details see Keepalive timer .
Client Identifier	The client identifier (between 1 and 23 characters) uniquely identifies the client to the server. The client identifier must be unique across all clients connecting to a server.
Will Topic	Will topic to which a will message is published if the will flag is set.
Will Message	Will message to be published if will flag is set.
Username and Password	Username and password if the corresponding flags are set.

5. MQTT message format (7/14)


CONNACK message format:



CONNACK message field	Description / Values
Reserved	Reserved field for future use.
Connect Return Code	0: Connection Accepted 1: Connection Refused, reason = unacceptable protocol version 2: Connection Refused, reason = identifier rejected 3: Connection Refused, reason = server unavailable 4: Connection Refused, reason = bad user name or password 5: Connection Refused, reason = not authorized 6-255: Reserved for future use

5. MQTT message format (8/14)


PUBLISH message format:




PUBLISH message field	Description / Values
Topic Name with Topic Name String Length	Name of topic to which the message is published. The first 2 bytes of the topic name field indicate the topic name string length.
Message ID	A message ID is present if QoS is 1 (At-least-once delivery, acknowledged delivery) or 2 (Exactly-once delivery).
Publish Message	Message as an array of bytes. The structure of the publish message is application-specific.

5. MQTT message format (9/14)

PUBACK message format:




PUBREC message format:




5. MQTT message format (10/14)

PUBREL message format:



PUBREL message field	Description / Values
Message ID	The message ID of the PUBLISH message to be acknowledged.


PUBCOMP message format:



PUBCOMP message field	Description / Values
Message ID	The message ID of the PUBLISH message to be acknowledged.

5. MQTT message format (11/14)


SUBSCRIBE message format:



SUBSCRIBE message field	Description / Values
Message ID	The message ID field is used for acknowledgment of the SUBSCRIBE message since these have a QoS level of 1.
Topic Name with Topic Name String Length	Name of topic to which the client subscribes. The first 2 bytes of the topic name field indicate the topic name string length. Topic name strings can contain wildcard characters as explained under Topic wildcards . Multiple topic names along with their requested QoS level may appear in a SUBSCRIBE message.
QoS Level	QoS level at which the clients wants to receive messages from the given topic.

5. MQTT message format (12/14)


SUBACK message format:



SUBACK message field	Description / Values
Message ID	Message ID of the SUBSCRIBE message to be acknowledged.
Granted QoS Level for Topic	List of granted QoS levels for the topics list from the SUBSCRIBE message.

5. MQTT message format (13/14)


UNSUBSCRIBE message format:



UNSUBSCRIBE message field	Description / Values
Message ID	The message ID field is used for acknowledgment of the UNSUBSCRIBE message (UNSUBSCRIBE messages have a QoS level of 1).
Topic Name with Topic Name String Length	Name of topic from which the client wants to unsubscribe. The first 2 bytes of the topic name field indicate the topic name string length. Topic name strings can contain wildcard characters as explained under Topic wildcards . Multiple topic names may appear in an UNSUBSCRIBE message.


5. MQTT message format (14/14)

UNSUBACK message format:



UNSUBACK message field	Description / Values
Message ID	The message ID of the UNSUBSCRIBE message to be acknowledged.

DISCONNECT, PINGREQ, PINGRESP message formats:




6. MQTT QoS (1/Linux)

MQTT provides the typical delivery quality of service (QoS) levels of message oriented middleware.

Even though TCP/IP provides guaranteed data delivery, data loss can still occur if a TCP connection breaks down and messages in transit are lost.

Therefore MQTT adds 3 quality of service levels on top of TCP.



QoS level 0:

At-most-once delivery («best effort»).

Messages are delivered according to the delivery guarantees of the underlying network (TCP/IP).

Example application: Temperature sensor data which is regularly published. Loss of an individual value is not critical since applications (consumers of the data) will anyway integrate the values over time and loss of individual samples is not relevant.

MQTT – MQ Telemetry Transport

indigoo.com

6. MQTT QoS (2/Linux)

QoS level 1:

At-least-once delivery. Messages are guaranteed to arrive, but there may be duplicates. Example application: A door sensor senses the door state. It is important that door state changes (closed→open, open→closed) are published losslessly to subscribers (e.g. alarming function). Applications simply discard duplicate messages by evaluating the message ID field.

QoS level 2:

Exactly-once delivery.

This is the highest level that also incurs most overhead in terms of control messages and the need for locally storing the messages.


Exactly-once is a combination of at-least-once and at-most-once delivery guarantee.

Example application: Applications where duplicate events could lead to incorrect actions, e.g. sounding an alarm as a reaction to an event received by a message.

QoS Level = 0 ----- At Most Once Delivery


QoS Level = 1 ----- At Least Once Delivery

QoS Level = 2 --- Exactly Once Delivery




7. CONNECT and SUBSCRIBE message sequence (1/Linux)

Case 1: Session and subscription setup with clean session flag = 1 («transient» subscription)



7. CONNECT and SUBSCRIBE message sequence (2/Linux)


Case 2: Session and subscription setup with clean session flag = 0 («durable» subscription)



8. PUBLISH message flows (1/Linux)


QoS level 0:

With QoS level 0, a message is delivered with **at-most-once** delivery semantics («fire-and-forget»).



QoS level 1:


QoS level 1 affords **at-least-once** delivery semantics. If the client does not receive the PUBACK in time, it re-sends the message.



8. PUBLISH message flows (2/Linux)

QoS level 2:

QoS level 2 affords the highest quality delivery semantics **exactly-once**, but comes with the cost of additional control messages.



9. Keep alive timer, breath of live with PINGREQ


The keep alive timer defines the maximum allowable time interval between client messages.

The timer is used by the server to check client's connection status.

After $1.5 * \text{keepalive-time}$ is elapsed, the server disconnects the client (client is granted a grace period of an additional 0.5 keepalive-time).

In the absence of data to be sent, the client sends a PINGREQ message instead.

Typical value for keepalive timer are a couple of minutes.



10. MQTT will message


Problem:

In case of an unexpected client disconnect, depending applications (subscribers) do not receive any notification of the client's demise.

MQTT solution:

Client can specify a will message along with a will QoS and will retain flag in the CONNECT message payload.

If the client unexpectedly disconnects, the server sends the will message on behalf of the client to all subscribers («last will»).



11. Topic wildcards

Problem:

Subscribers are often interested in a great number of topics.

Individually subscribing to each named topic is time- and resource-consuming.


MQTT solution:

Topics can be hierarchically organized through wildcards with path-type topic strings and the wildcard characters ‘+’ and '#’.

Subscribers can subscribe for an entire sub-tree of topics thus receiving messages published to any of the sub-tree’s nodes.

Topic string special character	Description
/	Topic level separator. Example: <i>building / floor-1 / sensors / temperature</i>
+	Single level wildcard. Matches one topic level. Examples: <i>building / floor-1 / +</i> (matches <i>building / floor-1 / blinds</i> and <i>building / floor-1 / sensors</i>) <i>building / + / sensors</i> (matches <i>building / floor-1 / sensors</i> and <i>building / floor-2 / sensors</i>)
#	Multi level wildcard. Matches multiple topic levels. Examples: <i>building / floor-1 / #</i> (matches all nodes under <i>building / floor-1</i>) <i>building / # / sensors</i> (invalid, '#' must be last character in topic string)


Example topic tree:



12. MQTT-SN (1/Linux – Sensor Networks)

WSNs (Wireless Sensor Networks) usually do not have TCP/IP as transport layer. They have their own protocol stack such as ZigBee on top of IEEE 802.15.4 MAC layer. Thus, MQTT which is based on TCP/IP cannot be directly run on WSNs.

WSNs are connected to traditional TCP/IP networks through gateway devices.



MQTT-SN is an extension of MQTT for WSNs.


MQTT-SN is aimed at constrained low-end devices, usually running on a battery, such as ZigBee devices.

12. MQTT-SN (2/Linux – Sensor Networks)


MQTT-SN is a largely based on MQTT, but implements some important optimizations for wireless networks:

- Topic string replaced by a topic ID (fewer bytes necessary)
- Predefined topic IDs that do not require a registration
- Discovery procedure for clients to find brokers (no need to statically configure broker addresses)
- Persistent will message (in addition to persistent subscriptions)
- Off-line keepalive supporting sleeping clients (will receive buffered messages from the server once they wake up)


MQTT-SN gateways (transparent or aggregating) connect MQTT-SN domains (WSNs) with MQTT domains (traditional TCP/IP based networks).



Transparent gateway:
→ 1 connection to broker per client



Aggregating gateway:
→ only 1 connection to the broker




IoT Communications Protocols MQTT

Why MQTT-SN (Sensors Network)?

1. Very Long Packet Size for a 802.15.4 MAC layer
2. TCP as Transport Protocol

MQTT-SN is optimized for low-cost devices implementation, battery-supplied, and with limited computational and processing capabilities.

V1.2, November 2013.



IoT Communications Protocols MQTT

MQTT vs MQTT-SN

MQTT-SN is designed to be as close as possible to MQTT, but is adapted to the peculiarities of a wireless communication environment.


1. CONNECT message, divided in three parts (Will Topic - Will Message);
2. Topic Name → Topic ID. Registration Procedure to obtain the ID for a particular Topic Name;
3. Pre-defined Topic ID and Short Topic ID (2bytes-long), for which no registration process is necessary;
4. Discovery Procedure to obtain the MQTT-SN Gateway IP Address;
5. not only client's subscriptions are persistent (REtain=1), but also Will topic and Will message.
6. support of sleeping clients: with this procedure, battery-operated devices can go to a sleeping state during which all messages destined to them are buffered at the server/gateway and delivered later to them when they wake up;

	MQTT	MQTT-S
Transport type	Reliable point to point streams	Unreliable datagrams
Communication	TCP/IP	Non-IP or UDP
Networking	Ethernet, WiFi, 3G	ZigBee, Bluetooth, RF
Min message size	2 bytes - PING	1 byte
Max message size	≤ 24MB	< 128 bytes (*)
Battery-operated		✓
Sleeping clients		✓
QoS: -1 “dumb client”		✓
Gateway auto-discovery & fallbacks		✓

ZADATA © 2013

IoT Communications Protocols MQTT

MQTT \longleftrightarrow MQTT-SN



IoT Communications Protocols MQTT

MQTT @ OASIS



From March 2013, MQTT is being standardized at OASIS, starting from v3.1 IBM Protocol Specification.

Technical Committee Charter: «The protocol has to support various implementations which run on embedded devices, with limited power, scarce processing and memory requirements, connected to a range of web services or enterprise middleware in constrained environments».

Targets: refinement of input specifications. Improvements:

1. Message Priority;
2. Payload Typing;
3. Request/Reply Mechanisms;
4. Subscriptions expiration.

Out of Scope:

1. Mapping of the specifications with a particular programming language or middleware;
2. No Reference Implementations for broker entities;
3. No MQTT topic namespace or conventions for topic classification or topic space;
4. No Security Mechanisms will be added, but a Transport Layer Security is assumed.

IoT Communications Protocols MQTT

MQTT: Clients & Brokers

MQTT Client Implementations:

- WebSphere MQ Telemetry Client (C, Java)
- Eclipse Paho (C, Java, Python, Lua)

MQTT Server Implementations:

- WebSphere MQ Broker (C, Java);
- Really Small Message Broker, RSMB (C);
- Mosquitto (JMS);

Utility for MQTT:

- Eclipse Paho (Eclipse);
- WMQTT (Java application);

Related Technology Proposals

Moquette MQTT: creation of a simple and small self-contained Java Implementation of a client broker;

Projects using MQTT

Say It, Sign It (SiSi): helps deaf people by converting speech into British Sign Language, rendered via an MQTT-attached Java avatar. The System uses MQTT and a micro-broker as its messaging infrastructure.

Location Aware Messaging for Accessibility (LAMA): it is a system for making information available in a way that is relevant to their interests and location. The system uses smartphones, MQTT and Websphere Message Broker and some rather clever application software.

SmartLab: ideated at the University of Southampton, it was a project for monitoring lab experiments in the Chemistry department, and displaying a live dashboard on a Java-enabled cellphone, all using MQTT and the IBM broker technology.

FloodNet: the projects centres upon the development of providing a pervasive, continuous, embedded monitoring presence, by processing and synthesizing collected information over a river and functional floodplain.

IoT Communications Protocols MQTT Libs for iOS

<https://github.com/ckrey/MQTT-Client-Framework>

For iOS MQTT Library there are available several 3rd party libraries.

Using C language libraries or wrapper libraries usually means that there are used POSIX networking calls at some point.

Apple forbids the use of third party networking libraries from using the mobile internet antenna. Thus if one uses C can-only use MQTT, when is connected to a Wi-Fi network.

Therefore, taking into consideration the observations from above and the security constraints - to use native iOS keychain mechanisms instead OpenSSL, there is only one library which is compliant with the requirements - please see the table:

IoT Communications Protocols MQTT Libs for iOS

<https://github.com/ckrey/MQTT-Client-Framework>

Name	Type	Programming Language	Code	Obs/Usage
<u>Paho</u>	<u>Original</u>	C	Open-Source. Eclipse project	<u>Potential no access to GSM because of POSIX calls</u>
<u>IBM</u>	<u>Original</u>	C	Close Source. IBM SDK	<u>Potential no access to GSM because of POSIX calls</u>
<u>Mosquitto</u>	<u>Original</u>	C	Open-Source. Eclipse project	<u>Potential no access to GSM because of POSIX calls</u>
MQTTKit	Wrapper (Mosquitto)	Objective-C	Open-Source. Github	No longer maintained
Marquette	Wrapper (Mosquitto)	Objective-C	Open-Source. Github	Only for JS iOS not provided
Moscapsule	Wrapper (Mosquitto)	Swift	Open-Source. Github	Security using openSSL; not recommended by Apple !
<u>Musqueteer</u>	<u>Wrapper (Mosquitto)</u>	<u>Objective-C</u>	-	<u>No repo available</u>
MQTT-Client-Framework	Native	Objective-C	Open-Source. Github	It is used by an iOS App from Apple store – OwnTracks (https://github.com/owntracks/ios https://itunes.apple.com/us/app/mqtitude/id692424691?mt=8) and has keychain and native security for SSL + no 3rd party usage
MQTTSDK	Native	Objective-C	-	No repo available
CocoaMQTT	Native	Swift	Open-Source. Github	No security

IoT Communications Protocols MQTT

MQTT vs CoAP

MQTT

Many-to-Many Communication Protocol

Decoupling producers and consumers

Data - Centric.

It does best as a communication bus for live data

Clients make a long-lived outgoing TCP connection to a broker

No problem behind NAT

No support for labelling messages. All clients must know the message format up-front to allow the communication.

3 QoS Levels.

CoAP

One-to-One Communication Protocol

Transferring State Information between client and server

Document - Centric

Best-suited to a state transfer model, not purely event-based

Clients and servers both send and receive UDP packets.

Tunnelling or Port Forwarding can be used to allow CoAP in NAT environments (IPv4). With IPv6 no problems.

Provides inbuilt support for content negotiation (ACCEPT) and discovery (list), allowing devices to find a way of exchanging data.

Reliability mechanisms is based on NON/CON messages.

1. IoT Communications Protocols CoAP vs. MQTT

MQTT, CoAP, DDS and XMPP are the main competitors for IoT messaging at the Application Layer.

Each one of these has however some **weaknesses**:

- MQTT appears weak in security;
- DDS has problems in terms of scalability and various version dependence;
- XMPP is excessively heavy;
- CoAP not suitable for sending large sums of data and not reliable.

The choice among these is related to the desired **QoS Level**, the **addressing capabilities** and the **particular application**.

QoS is handled by TCP in MQTT, DDS and XMPP, but the mechanism defined there can be heavy in M2M communications. Because it targets device-to-device communications, DDS differs markedly from the other protocols in QoS control, but it is not ideal for device-to-server communications.

In that context MQTT and XMPP are the best-suited, for their discovery procedures.

"The Internet of Things is a big place, with room for many protocols. Choose the one for your application carefully and without prejudice of what you know."

IoT Device Dev Boards and Platforms

IoT Nodes Development Platforms:


- C* (e.g. C-mbed, C-POSIX, C-Arduino)
- Assembly / Firmware (e.g. GNU ARM)
- Lua/Node.js (e.g. NodeMCU vs. Espruino firmware for ESP8266)
- MicroPython

IoT Gateways Development Platforms:

- C* (e.g. C-mbed, C-POSIX, C++, C-Arduino)
- Python 2.x and 3.x
- Java SE-e and Java ME-e
- Swift for ARM
- Node.js – Node-RED (JavaScript)
- C# .Net
- Mobile: iOS-Swift, Android-Java, Windows Mobile/IoT – C# .Net
- Lua
- Ruby/Perl (very rare)
- ... mainly programming languages for Linux Embedded OS (on ARM)

IoT Device Nodes and Gateways Development


IoT Device Dev Boards and Platforms



<https://github.com/niklas-heer/speed-comparison>

IoT Node Device Dev Boards and Platforms

NXP / Freescale FRDM64 (C-mbed on ARM Cortex M*)





<https://developer.mbed.org/handbook/mbed-SDK>

IoT Device Nodes and Gateways Development

IoT Node Device Dev Boards and Platforms



ESP8266 (AT Commands / Lua – NodeMCU / JS-Node.js – Espruino / MicroPython / Arduino C)

ESP-12E DEVELOPMENT BOARD PINOUT



NOTES:

- ▲ Typ. pin current 6mA (Max. 12mA)
- ▲ For sleep mode, connect GPIO16 and EXT_RSTB. On wakeup, GPIO16 will output LOW for system reset.
- ▲ On boot/reset/wakeup, keep GPIO15 LOW and GPIO2 HIGH.




<http://learn.acrobotic.com/tutorials/post/esp8266-getting-started>

<https://acrobotic.com/acr-00018>

IoT Device Nodes and Gateways Development

IoT Node Device Dev Boards and Platforms ESP8266 (NodeMCU 1.0 / Lua – NodeMCU / JS-Node.js – Espruino)



D0(GPIO16) can only be used as gpio read/write, no interrupt supported, no pwm/i2c/ow supported.

Copyright: <http://www.cnx-software.com/2015/10/29/getting-started-with-nodemcu-board-powered-by-esp8266-wisoc/>

IoT Node Device Dev Boards and Platforms

ESP8266 – NodeMCU – **Lua:** <http://thomaslauer.com/download/luarefv51.pdf>

| <https://www.tutorialspoint.com/lua/>

1. Download the latest firmware on Linux/Raspberry Pi:

@ <https://github.com/nodemcu/nodemcu-firmware/releases> |

<https://github.com/nodemcu/nodemcu-flasher/tree/master/Resources/Binaries> |

https://github.com/nodemcu/nodemcu-firmware/releases/download/0.9.6-dev_20150704/nodemcu_float_0.9.6-dev_20150704.bin

2. Install esptool from Github on Linux/Raspberry Pi:

git clone <https://github.com/themadinventor/esptool.git>
or <https://github.com/espressif/esptool>

3. Erase firmware & Flash the NodeMCU firmware from Linux/Raspberry Pi to ESP8266, after USB connection between boards (also have driver USB to UART – no need in Rpi 3 -

<http://www.silabs.com/products/mcu/pages/usbtouartbridgevcdrivers.aspx>):

Rpi: sudo esptool.py --port /dev/ttyUSB0 erase_flash

Mac: sudo esptool.py --port /dev/ttusbserial14310 erase_flash

sudo python ./esptool.py --port /dev/ttyUSB0

write_flash 0x00000/nodemcu_integer_0.9.6-dev_20150704.bin

sudo python ./esptool.py --port /dev/ttyUSB0

write_flash 0x00000/nodemcu_float_0.9.6-dev_20150704.bin

IoT Device Nodes and Gateways Development


IoT Node Device Dev Boards and Platforms

ESP8266 - Lua – NodeMCU

4. Download Java ESPlorer tool:

<https://github.com/4refr0nt/ESPlorer> | <https://github.com/hmic/ESPlorer>

Home: <http://esp8266.ru/ESPlorer/>



Keep boudrate 9600 for uploading Lua scripts in ESPlorer IDE on Rpi:

Copyright: <http://www.esp8266.com/viewtopic.php?f=22&t=882>

IoT Device Gateways Development

IoT Node Device Dev Boards and Platforms

ESP8266 - Lua – NodeMCU: Write Code (<http://www.cnx-software.com/2015/10/29/getting-started-with-nodemcu-board-powered-by-esp8266-wisoc/>)

Connect to the wireless network

```
print(wifi.sta.getip()) --nil  
wifi.setmode(wifi.STATION)  
wifi.sta.config("SSID","password")  
print(wifi.sta.getip()) --192.168.18.110
```

Arduino like IO access

```
pin = 1  
gpio.mode(pin,gpio.OUTPUT)  
gpio.write(pin,gpio.HIGH)  
gpio.mode(pin,gpio.INPUT)  
print(gpio.read(pin))
```

HTTP Client

```
-- A simple http client  
conn=net.createConnection(net.TCP, false)  
conn:on("receive", function(conn, pl) print(pl) end)  
conn:connect(80,"121.41.33.127")  
conn:send("GET / HTTP/1.1\r\nHost:  
www.nodemcu.com\r\n" .."Connection: keep-  
alive\r\nAccept: */*\r\n\r\n")
```

HTTP Server

```
-- a simple http server  
srv=net.createServer(net.TCP)  
srv:listen(80,function(conn)  
conn:on("receive",function(conn,payload)  
print(payload)  
conn:send("<h1> Hello, NodeMcu.</h1>") end) end)
```

IoT Node Device Dev Boards and Platforms

ESP8266 – Espruino – **JS-Node.js:**

https://www.tutorialspoint.com/nodejs/nodejs_introduction.htm

1. Download the latest firmware on Linux/Raspberry Pi:

@ <http://www.espruino.com/Download> |

http://www.espruino.com/files/espruino_1v89.zip

2. Install esptool from Github on Linux/Raspberry Pi:

git clone <https://github.com/themadinventor/esptool.git>

or <https://github.com/espressif/esptool>

3. Erase firmware & Flash the Espruino firmware from Linux/Raspberry Pi to ESP8266, after USB connection between boards (also have driver USB to UART – no need in Rpi 3 –

<http://www.silabs.com/products/mcu/pages/usbtouartbridgevcdrivers.aspx>):

RPi: sudo esptool.py --port /dev/ttyUSB0 erase_flash

Mac: sudo esptool.py --port /dev/tty.wchusbserial14310 erase_flash

RPi: sudo python esptool.py --port /dev/ttyUSB0 -b 115200 write_flash -ff 80m -fm qio -fs 32m 0x0000 "boot_v1.4(b1).bin" 0x1000 espruino_esp8266_user1.bin 0x37E000 blank.bin

Mac: sudo python esptool.py --port /dev/tty.wchusbserial14310 -b 115200 write_flash -ff 80m -fm qio -fs 32m 0x0000 "boot_v1.4(b1).bin" 0x1000 espruino_esp8266_user1.bin 0x37E000 blank.bin


IoT Device Nodes and Gateways Development

IoT Node Device Dev Boards and Platforms

ESP8266 - Lua – NodeMCU

4. Download Espruino IDE tool as Google Chromium plugin in RPi:

<https://chrome.google.com/webstore/detail/espruino-web-ide/bleoifhkdalbjfbobjackfdifdneehpo?hl=en>



Keep baudrate 115200 for uploading JS-Node.js scripts (Settings-> Communications) from Rpi in ESP8266
| <http://forum.espruino.com/conversations/281522/> | <https://odd-one-out.serek.eu/esp8266-nodemcu-dht22-mqtt-deep-sleep/> | <http://forum.espruino.com/conversations/281507/>

IoT Node Device Dev Boards and Platforms

ESP8266 – JS-Node.js: Write Code

Arduino like IO access

```
var led = new Pin(2);
var toggle=1;
setInterval(
  function() {
    toggle=!toggle;
    digitalWrite(led, toggle);
  }, 500);
```

Wi-Fi access

```
var wifi = require("Wifi");
wifi.connect("SSID", {password:"wpa2pass"}, function(err) {
  console.log("connected? err=", err, "info=", wifi.getIP() );
});
wifi.save();
wifi.stopAP();
```

Arduino like IO access


```
var led = NodeMCU.D1;
var toggle=1;
setInterval(
  function() {
    toggle=!toggle;
    digitalWrite(led, toggle);
  }, 500);
```

<http://www.espruino.com/Reference#NodeMCU>

IoT Device Nodes and Gateways Development

IoT Node Device Dev Boards and Platforms

Arduino (C-Arduino on ATmega16)




IoT Node Device Dev Boards and Platforms

Arduino UNO (C-Arduino on ATmega16) Structure

Arduino programs can be divided in three main parts: **Structure**, **Values** (variables and constants), and **Functions**. In this tutorial, we will learn about the Arduino software program, step by step, and how we can write the program without any syntax or compilation error.

Let us start with the **Structure**. Software structure consist of two main functions –

- `Setup()` function
- `Loop()` function



The screenshot shows the Arduino IDE interface with the title bar "sketch_nov29a | Arduino 1.0.6". The menu bar includes File, Edit, Sketch, Tools, and Help. Below the menu is a toolbar with icons for upload, refresh, and search. The code editor window contains the following code:

```
void setup()
{
}

void loop()
```

<http://www.tutorialspoint.com/arduino/> | <https://www.arduino.cc/en/Tutorial/HomePage>

<https://www.arduino.cc/en/Guide/Libraries> |


<https://github.com/RobTillaart/Arduino/tree/master/libraries/DHTlib>

| <http://playground.arduino.cc/Main/DHTLib>

IoT Device Nodes and Gateways Development

IoT Node Device Dev Boards and Platforms

Intel Galileo Gen 1&2 (C-Arduino in SoC | C-Posix / Node.js /... in Yocto Linux on Intel Quark SoC)



<https://software.intel.com/en-us/get-started-galileo-linux>


<https://www.arduino.cc/en/Guide/IntelGalileoGen2>

IoT Device Nodes and Gateways Development


IoT Node & GW Device Dev Boards and Platforms

Intel Edison (C-Arduino in SOC | C-Posix / Node.js / ... in Yocto Linux on 2 CPU ATOM cores + 1 SoC Quark)

Real Platforms: Intel NUC Gateway



Intel® Edison Pinout



(Bottom view)

VSYS 2.	1. GND
VSYS 4.	3. USB_ID
VSYS 6.	5. GND
3.3V 8.	7. MSIC_SLP_CLK3
3.3V 10.	9. GND
1.8V 12.	11. GND
DCIN 14.	13. GND
USB_DP 16.	15. GND
USB_DN 18.	17. PWRBTN#
USB_VBUS 20.	19. FAULT
GP134/UART_2_RX 22.	21. PSW
GP44 24.	23. V_VBAT_BKP
GP45 26.	25. GP165
GP46 28.	27. GP135/UART_2_TX
GP47 30.	29. NC
GP48 32.	31. RCVR_MODE
GP49 34.	33. GP13/PWM_1
RESET_OUT# 36.	35. GP12/PWM_0
NC 38.	37. GP182/PWM_2
NC 40.	39. GP183/PWM_3
GP15 42.	41. GP19/I2C_1_SCL
GP84/SD_0_CLK_FB 44.	43. GP20/I2C_1_SDA
GP131/UART_1_TX 46.	45. GP27/I2C_6_SCL
GP14 48.	47. GP28/I2C_6_SDA
GP42/I2S_2_RXD 50.	49. NC
GP40/I2S_2_CLK 52.	51. GP111/SPI_2_FSI
GP41/I2S_2_FS 54.	53. GP110/SPI_2_FSO
GP43/I2S_2_TXD 56.	55. GP109/SPI_2_CLK
GP78/SD_0_CLK 58.	57. GP115/SPI_2_TXD
GP77/SD_0_CD# 60.	59. GP114/SPI_2_RXD
GP79/SD_0_CMD 62.	61. GP130/UART_1_RX
GP82/SD_0_DAT2 64.	63. GP129/UART_1_RTS
GP80/SD_0_DAT0 66.	65. GP128/UART_1_CTS
GP83/SD_0_DAT3 68.	67. OSC_CLK_OUT_0
GP81/SD_0_DAT1 70.	69. FW_RCVR

GP
GP

<https://software.intel.com/en-us/get-started-edison-osx> | <https://software.intel.com/en-us/get-started-edison-linux> | <https://software.intel.com/en-us/iot/tools-ide/ide>

IoT Node/GW Device Dev Boards and Platforms

Intel Edison vs. Galileo

Galileo

- CPU: Intel Quark X1000 400 MHz
- RAM: 256 MB
- Storage: Micro SD Card

Edison

- CPU: A dual core, dual threaded Intel ATOM x86 CPU running at 500 MHz and a 32-bit Intel Quark Micro-controller running at 100 MHz.
- RAM: 1 GB
- Storage: 4 GB ROM + (micro SD card on Arduino board)
- Communication: Wi-Fi and Bluetooth LE.

Summary

- Edison is way more powerful in terms of CPU (ATOM vs Quark) and RAM.

[Stackoverflow.com:](#)

Intel(R) Edison is a product-ready, general-purpose compute platform optimized to enable rapid innovation and product development. Intel Edison is ideal for small form factor devices that require a powerful computing system. Some good use cases are robots and quadcopters, 3D fabrication machines, remote asset monitoring, and audio processing.

Intel(R) Galileo is an open source, Arduino-compatible platform that enables educators, students, and makers of all skill levels to quickly and easily engage in projects. It combines the simplicity of the Arduino development environment with the performance of Intel technology and the advanced capabilities of a full Linux software stack.

A really great place to learn more about both platforms is our online community at [maker.intel.com](#).

IoT Device Nodes and Gateways Development

IoT Node/GW Device Dev Boards and Platforms: Intel

<https://software.intel.com/en-us/iot/tools-ide/ide>

<https://software.intel.com/en-us/intel-xdk>

<https://software.intel.com/en-us/get-started-arduino>

<https://software.intel.com/en-us/iot/tools-ide/ide/iss-iot-edition>

<https://software.intel.com/en-us/intel-system-studio-microcontrollers>

<https://github.com/intel-iot-devkit/upm/tree/master/examples/python>

WindRiver: <https://software.intel.com/en-us/iot/hardware/gateways>

The Intel® IoT Developer Kit is programmable using Arduino®, C/C++, JavaScript®, Node.js®, and Python*. Explore the list below to find the best solution for you.



Intel® XDK

Create web interfaces, add sensors to your project, and work with the cloud. This developer kit includes companion templates to get your project up and running quickly.



Arduino®

With readily available code from a variety of manufacturers, quickly add sensors to your project with this intuitive interface.



Intel® System Studio IoT Edition

This Eclipse*-based IDE comes with the built-in capability to easily integrate sensors via UPM and MRAA libraries, which you can develop in C/C++ or Java.



Intel® System Studio for Microcontrollers

Develop for Intel® Quark™ microcontrollers using this Eclipse*-based software suite. Effective debug capabilities, powerful library extensions, and code portability enable innovation for low-power connected devices.



Python*

Even though Intel does not provide an IDE for Python*, the Python programming language comes preinstalled on your board, plus you can find Python support in the sensor library.



Wind River® Intelligent Device Platform XT

Harness the connectivity, security, and manageability features of the Wind River® Intelligent Device Platform XT.


IoT Device Nodes and Gateways Development

IoT Gateway Device Dev Boards and Platforms

Raspberry Pi Model 1 / 2 / 3 / 4 with A / B / B+ layout

C POSIX/C++, Java SE-e / Java ME, Python, Node.js/Node-RED, Swift

(<http://dev.iachieved.it/iachievedit/swift-3-0-on-raspberry-pi-2-and-3/>)



Raspberry Pi 3 GPIO Header

Pin#	NAME	NAME	Pin#
01	3.3v DC Power	DC Power 5v	02
03	GPIO02 (SDA1, I ² C)	DC Power 5v	04
05	GPIO03 (SCL1, I ² C)	Ground	06
07	GPIO04 (GPIO_GCLK)	(TXD0) GPIO14	08
09	Ground	(RXD0) GPIO15	10
11	GPIO17 (GPIO_GEN0)	(GPIO_GEN1) GPIO18	12
13	GPIO27 (GPIO_GEN2)	Ground	14
15	GPIO22 (GPIO_GEN3)	(GPIO_GEN4) GPIO23	16
17	3.3v DC Power	(GPIO_GEN5) GPIO24	18
19	GPIO10 (SPI_MOSI)	Ground	20
21	GPIO09 (SPI_MISO)	(GPIO_GEN6) GPIO25	22
23	GPIO11 (SPI_CLK)	(SPI_CE0_N) GPIO08	24
25	Ground	(SPI_CE1_N) GPIO07	26
27	ID_SD (I ² C ID EEPROM)	(I ² C ID EEPROM) ID_SC	28
29	GPIO05	Ground	30
31	GPIO06	GPIO12	32
33	GPIO13	Ground	34
35	GPIO19	GPIO16	36
37	GPIO26	GPIO20	38
39	Ground	GPIO21	40

IoT Gateway Device Dev Boards and Platforms

Raspberry Pi Model 1 / 2 / 3 with A / B / B+ layout

C POSIX/C++, Java SE-e / Java ME, Python, Node.js/Node-RED, Swift,
ARM - http://elinux.org/RPi_GPIO_Code_Samples

C on ARM: <http://www.valvers.com/open-software/raspberry-pi/> |

<http://www.valvers.com/open-software/raspberry-pi/creating-a-bootable-sd-card/> |

<http://www.valvers.com/open-software/raspberry-pi/step01-bare-metal-programming-in-cpt1/> | <http://www.valvers.com/open-software/raspberry-pi/step02-bare-metal-programming-in-c-pt2/> ... <http://www.valvers.com/open-software/raspberry-pi/step02-bare-metal-programming-in-c-pt5/>

Java SE-e & OpenJDK DIO: <http://openjdk.java.net/projects/dio/> |

<https://wiki.openjdk.java.net/display/dio/Getting+Started> |

<https://www.tutorialspoint.com/java/> | <https://docs.oracle.com/javase/tutorial/>

| <http://docs.oracle.com/javame/8.0/api/dio/api/index.html>

Java ME & OpenJDK DIO:

http://www.oracle.com/webfolder/technetwork/tutorials/obe/java/RaspberryPi_Setup/RaspberryPi_Setup.html |

<http://www.oracle.com/technetwork/java/embedded/javame/embed-me/downloads/java-embedded-java-me-download-2162242.html> | <http://docs.oracle.com/javame/8.1/get-started-rpi/toc.htm> | <http://www.oracle.com/technetwork/articles/java/cruz-gpio-2295970.html> | <http://docs.oracle.com/javame/8.0/api/dio/api/index.html>

IoT Gateway Device Dev Boards and Platforms

Raspberry Pi Model 1 / 2 / 3 / 4 with A / B / B+ layout

C POSIX/C++, Java SE-e / Java ME, Python, Node.js/Node-RED, Swift,
ARM - http://elinux.org/RPi_GPIO_Code_Samples

ASM ARM: <http://thinkingeek.com/arm-assembler-raspberry-pi/> |

<https://www.cl.cam.ac.uk/projects/raspberrypi/tutorials/os/>

Python : <https://www.tutorialspoint.com/python/> |

<https://www.tutorialspoint.com/python3/> |

<https://www.python.org/about/gettingstarted/> |

<https://docs.python.org/3/tutorial/> |

<https://docs.python.org/2/tutorial/index.html>

JS-Node.js: <http://www.tutorialspoint.com/nodejs/> |

<https://www.airpair.com/javascript/node-js-tutorial> |

<https://nodejs.org/en/docs/> | <http://eloquentjavascript.net/>

Node-RED: <http://noderedguide.com/> |

<http://nodered.org/docs/hardware/raspberrypi> | <http://noderedguide.com/nr-lecture-1/> ...

Swift: <http://dev.iachieved.it/iachievedit/swift-3-0-on-raspberry-pi-2-and-3/> |

<http://dev.iachieved.it/iachievedit/more-swift-on-linux/> |

<http://www.tutorialspoint.com/swift/>

Introduction to the Java Device I/O (DIO) APIs

Jen Dority
Senior Member of Technical Staff
October 1, 2014

* Parts of the slides for Java DIO - copyright from Thierry Violleau and Cristian Toma (Oracle)



DIO Agenda

- 1 ➤ Overview of The Device I/O OpenJDK Project
- 2 ➤ Building the Device I/O libraries
- 3 ➤ Using the Device I/O APIs
- 4 ➤ A closer look at working with GPIO, SPI, I2C and UART
- 5 ➤ More info

The Device I/O Project


The Device I/O Project is an OpenJDK to provide a Java-level API for accessing generic device peripherals on embedded devices.

- Follows the JavaME / Java SE-e Device I/O API
- Targets Linux/ARM SBCs
 - Raspberry Pi
 - SABRE Lite
- Supports an initial set of four peripheral device APIs
 - GPIO | SPI | I2C | UART
- Provides a consistent method for accessing low level peripherals on embedded devices
- Is extendable with service providers
- Helps developers manage multiple hardware configurations by providing the ability to assign logical names to devices

Building The Device I/O Libraries


- Supports building on a Linux host with ARM cross-compiler
- Requires JDK7 or JDK8, Linux/ARM cross-compiler and GNU Make
- Sample code may also use the ANT build tool
- Define required environment variables
 - `export JAVA_HOME=<path to JDK>`
 - `export PI_TOOLS=<path to Linux/ARM cross-compiler>`
- Get the source
 - `hg clone http://hg.openjdk.java.net/dio/dev`
- Build
 - `cd dev`
 - `make`
 - Completed library files will be in build directory
 - `<top-level>/build/jar/dio.jar`
 - `<top-level>/build/so/libdio.so`

Working With DIO APIs in Netbeans (in MacOS)



Tools → Java Platforms → Add Platform...


Select "Remote Java Standard Edition" then click next




Fill in required fields then click "Finish"

Note: may need to use "root" credentials to run DIO apps from netbeans


Working With DIO APIs in Netbeans (cont'd)




Right click on your project and select “Properties”



Create a new configuration with your new remote platform



Right click on “libraries” in your project tree and select “Add JAR/Folder...”



Choose the dio.jar file




Using the Device I/O APIs

- Copy **libido.so** to your native java library path on the target device (see also `$LD_LIBRARY_PATH`)
 - Or, specify its location with `-Djava.library.path` in VM options
- Specify `-Djdk.dio.registry` in VM options (or in the `java` command line) to use a `.properties` file to preload a set of device configurations which you can refer to by a numeric ID
- Use `DeviceManager.list()` to get a list of all preloaded and user-registered devices in the system
- Get a device instance by using `DeviceManager.open()` methods
- When done with a device, be sure to call its `close()` method
- Access to devices depends on appropriate OS level access and new Java permissions

Oracle IoT GW 1.0 uses DIO

...Thierry Violeau Presentation Copyright:

- Enable the development of Device Adapters for devices connected over RS-485 and RS-232 serial line communications
- Support RS-485 and RS-232 through DIO UART API
- Target platforms:
 - Rpi
 - Nitrogen6 SabreLite





A Closer Look . . .

UART


Universal Asynchronous Receiver/Transmitter

Raspberry Pi P1 Header		
NAME	NAME	
3.3 VDC Power	5.0 VDC Power	
SDA0 (I2C)	DNC	
SCL0 (I2C)	0V (Ground)	
GPIO	TxD	
DNC	RxD	
GPIO	VCC	GND
GPIO	RxD	TxD
GPIO	RTS	CTS
DNC		
MOSI		
MISO		
SCLK		
DNC		
21	19	
17	15	
15	13	
13	11	
11	9	
9	7	
7	5	
5	3	
3		



Samples...

UART



1
5
5

VCC(5v)-RED	-Black
GND	-Orange
TXD	-Yellow
RXD	-Brown
CTS	-Green
RTS	-Purple
DCD	-White
RI	-Blue
DSR	

UART

- Universal Asynchronous Receiver/Transmitter
- UARTs are commonly used in conjunction with communication standards such as [TIA](#) (formerly [EIA](#)) [RS-232](#), [RS-422](#) or [RS-485](#).
- It is an asynchronous protocol because of the protocol and the 4 wires:
 - 2 wires for Data: RX (Receive) and TX (Transmit)
 - 2 wires for VCC (Voltage) and GND (Ground)

jdk.dio uart.UART

Key configuration details

- Controller name or number
- Baud rate
- Parity
- Stop bits
- Flow control

- Allows for control and access of a UART device
- Provides methods for synchronous and asynchronous reads and writes
- Implements the `java.nio.channels` interfaces `ReadableByteChannel` and `WriteableByteChannel`
- Uses `java.nio.ByteBuffer` in API calls

jdk.dio.uart.UART

```
UARTConfig config = new UARTConfig("ttyAMA0",           // device name
                                    DeviceConfig.DEFAULT, // channel
                                    9600,                // baud rate
                                    UARTConfig.DATABITS_7,
                                    UARTConfig.PARITY_NONE,
                                    UARTConfig.FLOWCONTROL_NONE);

. . .

UART uart = DeviceManager.open(config);
OutputStream os = Channels.newOutputStream(uart);
BufferedWriter writer = new BufferedWriter(new OutputStreamWriter(os));

writer.print("Hello");

. . .
```

A Closer Look . . .


GPIO

General Purpose Input Output

Sample. . .

GPIO

General Purpose Input Output



GPIO

- General Purpose Input/Output
- Logical 1 or 0 controlled by software
- Two wires (one for data, one for ground)
- Dedicated to a single purpose
 - Drive a single LED
 - Status flag
 - “bit-banging”

jdk.dio/gpio.GPIOPin

Key configuration details

- Pin number
- Direction
 - Input
 - Output
- Trigger
 - Rising
 - Falling
- Mode – Not software configurable for Linux/ARM port
- Represents a single GPIO pin
- Can be configured as input or output
 - Detect a button press
 - Drive a single LED
- Can register listeners to handle “value changed” events

1
6
2

jdk.dio/gpio.GPIOPin

```
GPIOPinConfig config =
    new GPIOPinConfig(DeviceConfig.DEFAULT,          // controller number
                      18,                         // pin number
                      GPIOPinConfig.DIR_OUTPUT_ONLY,
                      GPIOPinConfig.DEFAULT,      // mode (ignored)
                      GPIOPinConfig.TRIGGER_NONE,
                      false);                     // initial value

. . .
    GPIOPin outputPin = DeviceManager.open(config);
. . .
    outputPin.setValue(true);
```

```
GPIOPinConfig config =
    new GPIOPinConfig(DeviceConfig.DEFAULT,          // controller number
                      23,                         // pin number
                      GPIOPinConfig.DIR_INPUT_ONLY,
                      GPIOPinConfig.DEFAULT,
                      GPIOPinConfig.TRIGGER_RISING_EDGE |
                      GPIOPinConfig.TRIGGER_FALLING_EDGE,
                      false);                     // initial value

. . .
    GPIOPin inputPin = DeviceManager.open(config);
. . .
    boolean pinValue = inputPin.getValue();
        inputPin.setInputListener(new PinListener() {
            public void valueChanged(PinEvent event) {
                System.out.println("Pin value is now " + event.getValue());
            }
        });
}
```


A Closer Look . . .

SPI

Serial Peripheral Interface

1
6
4






Samples...


SPI

Serial Peripheral Interface



Raspberry Pi P1 Header			
PIN #	NAME	NAME	PIN #
3	3.3 VDC Power	1	5.0 VDC Power
8	SCL0 (I ₂ C)	3	DNC
9	SCL0 (I ₂ C)	5	0V (Ground)
7	GPIO 7	7	TxD 15
10	DNC	8	RxD 16
0	GPIO 0	9	GPIO1 1
2	GPIO2	11	DNC
3	GPIO3	13	GPIO4 4
12	DNC	15	GPIO5 5
13	MISO	17	DNC
14	SCLK	19	GPIO6 6
15	DNC	21	CE0 10
16	DNC	23	CE1 11


<http://www.pi4j.com>



Master to Slave

Slave to Master

idle or
next byte



after last
byte sent
or received

Samples...

SPI

SPI

- Serial Peripheral Interface
- Single master/multiple slaves connected to a single bus
- Serial, full-duplex
- Bits shift in on MISO (Master In Slave Out) as they shift out on MOSI (Master Out Slave In)

Synchronous full duplex protocol because of the protocol and the 6 wires:

- 4 (MISO – Master In Slave Out, MOSI – Master Out Slave In, SCK/SCLK – Clock, CS/SS/CEO – Slave Select)
- 2 wires for VCC (Voltage) and GND (Ground)

jdk.dio.spibus.SPIDevice

Key configuration details

- Device number
- Chip select address (device address)
- Chip select active level
 - High, low, not controlled
- Clock mode – see javadocs for explanation
- Word length
- Bit ordering
 - Represents an SPI slave device
 - Provides methods to write, read and writeAndRead to/from the slave device
 - write(); read(); != writeAndRead();
 - Allows you to surround a series of writes and reads with begin(), end() to keep slave select line active
 - Uses java.nio.ByteBuffer in API calls

jdk.dio.spibus.SPIDevice

```
SPIDeviceConfig config =  
    new SPIDeviceConfig(DeviceConfig.DEFAULT,  
                        0,  
                        500000,  
                        SPIDeviceConfig.CS_ACTIVE_LOW,  
                        8,  
                        Device.BIG_ENDIAN);  
.  
.  
.  
SPIDevice spiDevice = DeviceManager.open(config);  
.  
.  
.
```

MCP3008 Example

```
public int readChannel(int c) {
    ByteBuffer out = ByteBuffer.allocate(3);
    ByteBuffer in = ByteBuffer.allocate(3);
    out.put((byte)0x01);                                // start bit
    out.put((byte)((c | 0x08) & 0x0f) << 4));        // single-ended, channel c
    out.put((byte)0);                                    // padding
    out.flip();           // important!!! reset or flip buffer to start sending from
                         // the beginning
    . . .
    spiDevice.writeAndRead(out, in);
    . . .
    int high = (int)(0x0003 & in.get(1));           // first byte is padding, 10-bit result is
    int low = (int)(0x00ff &                         // contained in bit 1-0 of second byte and
    in.get(Linux));                                 // all eight bits of third byte
    return (high << 8) + low;
}
```

A Closer Look . . .

I²C


Inter-Integrated Circuit



Samples. . .

I²C

Inter-Integrated Circuit



fritzing

From left to right on the LCD are SCL (I2C Clock), SDA (I2C Data), VCC (+5v) and GND.

I²C

- Inter-Integrated Circuit
- Multi-master/multi-slave bus
 - Device I/O supports only slave devices
 - One master is assumed
- Serial, half-duplex because of the protocol and 4 or 5 wires:
 - 2 wires (SCL – I2C Clock, SDA – I2C Data)
 - 2 wires for VCC (Voltage) and GND (Ground)
 - 1 optional – RESET wire
- One line for data, one for clock, no separate address lines

jdk.dio.i2cbus.I2CDevice

Key configuration details

- Controller number
- Slave address
- Address size
- Clock frequency

- Represents a I2C slave device
- Provides methods to read, write from/to slave device
- Allows you to surround a series of related writes and reads with begin(), end()
- Uses java.nio.ByteBuffer in API calls

jdk.dio.i2cbus.I2CDevice


BMP160 Example

```
I2CDeviceConfig config =
    new I2CDeviceConfig(1,                      // i2c bus number (raspberry pi)
                      0x77,                // i2c slave address (BMP180 press/temp sensor)
                      7,                   // address size in bits
                      3400000             // 3.4MHz clock frequency
    );
    .
    .
I2CDevice i2cSlave = DeviceManager.open(config);
    .
    .
// read calibration data
ByteBuffer dst = ByteBuffer.allocate(2Linux; // 22 = size (bytes) of calibration
data
int bytesRead = i2cSlave.read(0xAA,           // EEPROM start address
                           1,                  // size (bytes) of subaddress
                           dst);
```


More Info DIO

- Device I/O OpenJDK Project page
 - <http://openjdk.java.net/projects/dio/>
- Device I/O mailing list
 - <http://mail.openjdk.java.net/mailman/listinfo/dio-dev>
- Device I/O Wiki
 - <https://wiki.openjdk.java.net/display/dio/Main>
- Device I/O mercurial repo
 - <http://hg.openjdk.java.net/dio/dev>


Oracle IoT Cloud Connection




Oracle IoT Cloud Connection




Oracle IoT Cloud Connection



Oracle IoT Cloud Connection



Oracle IoT Cloud Connection



Too much information?

This was **Section 1 – Internet of Things**

- IoT Clouds – connect to the Cloud via IoT Device Client Libs – Java / C / Python / JS
 - AMAZON
 - ORACLE
 - IBM
 - MICROSOFT
- IoT Communications Protocols
 - REST-HTTP
 - MQTT
 - CoAP
- IoT Gateway Programming: Java Device Input Output (DIO) | C/C++ | Node.js – Node-RED
http://elinux.org/RPi_GPIO_Code_Samples
 - UART
 - SPI
 - I2C
 - GPIO
 - Wireless: ZigBee/Zwave
- IoT Nodes Programming: Arduino C Lang for Arduino or Intel Galileo/ESP Node.js/Lua
 - Analogic/Digital Serial Connectivity

There are a lot of Embedded, Gateways, MOBILE devices, technologies, concepts and APIs/SDKs.

+ CRYPTO SECURITY



**Hardware, OS Boot-loader, Kernel, Drivers, System Calls, File-systems, IPC – Inter-
Process Communication, Applications, User & Kernel Space, Assembly
Hands-on: NASM – x86 16 bits (Mike OS), IPC, ARM Assembly Intro & GNU ARM ASM
GCC for OS Dev for Raspberry Pi(Cambridge ARM RPi OS)**

Embedded OS





It's not just about the ideas, but technologies, architectures & security

Internet of Things using Embedded Devices

What about the **eMbedded Devices**
Requirements & Features?

They are not new.

ICT | Cyber Security Master

OS Security


George Iosif
giosif@gmail.com

Embedded OS Details

- Hardware
- OS Boot-loader (Hands-on: Assembly NASM x86 16 bits for MikeOS)
- OS Kernel (Hands-on: Assembly NASM ARM 32 bits for Cambridge RPi OS)
- Drivers
- System calls
- Applications
- IPC – Inter-Process Communication (Hands-on)

Embedded OS Details

OS architecture overview



Embedded OS Details

- Hardware
 - physical electronic components
 - dedicated function
 - mainly driven by software running in the OS (there are some exceptions)
 - they communicate with other (specific) components through (electric) signals
 - examples: CPU, motherboard, memory, I/O devices, storage devices (hard disk, CD, DVD,...), network adapters, etc.

Embedded OS Details

- Kernel
 - the first "program" loaded by the BIOS/boot loader
 - its functionality (the way it works) is very closely related to the CPU architecture
 - represents the "glue layer" which provides the environment necessary for the applications to run on the given hardware
 - responsible for the management (initialisation, utilisation << incl. protection >>, deallocation) of all computer resources (examples of resources: CPU, memory, storage devices, etc.)
 - responsible for the management of all processes

Embedded OS Details

- Kernel (cont.)
 - there are two main types of kernel architectures:
 - monolithic – all the parts of the kernel execute in the same (kernel) address space
 - its capability is extensible through modules (drivers). Once these modules (drivers) are loaded, they become part of the running kernel (they run in the kernel address space).
 - advantages: speed
 - disadvantages: stability and security
 - microkernel – only a few essential parts of the kernel execute in the kernel address space, the rest are running in user space as programs called “servers”
 - the communication between different parts of the kernel happens through IPC (Inter-Process Communication) mechanisms
 - advantages: stability, maintainability and security
 - disadvantages: speed, ease of implementation

Embedded OS Details

- Driver(s)
 - part of the kernel, mainly responsible for the management of hardware
 - contains device specific code
 - communicates with the device through IRQs, I/O ports and DMA channels.
 - main source of system instability

Embedded OS Details

- System calls
 - kernel code which permits user-space applications to use kernel-space functions/services in a legitimate way
 - examples: file read/write, memory allocation, etc.
 - it generally interfaces with applications through system libraries
 - some of them are “intercepted” by antivirus software so it (the antivirus) is able to perform “on-access” scanning

Embedded OS Details

- Applications
 - programs that run outside the kernel and directly or indirectly provide services to the user (be it an administrator, end-user, hacker)
 - when running, their entire “life” is strictly managed by the kernel
 - examples: IoT Clients SW, IoT GW SW, HTTP server, shell, IM client, most viruses, etc.

Linux OS security levels

- The boot process
- The kernel
- Processes & memory
- User system
- The filesystem
- Networking
- General (DAC vs MAC)

Linux OS security aspects

- The boot process
 - represents the process of loading the kernel into memory and passing control to it
 - for Linux on the IBM PC/IA 32 architecture, it can be broken into six logical stages*:
 1. BIOS selects the boot device
 2. BIOS loads the bootsector/bootloader from the boot device
 3. Bootsector/bootloader loads setup, decompression routines and compressed kernel image
 4. The kernel is uncompressed in protected mode
 5. Low-level initialisation (asm code)
 6. High-level initialisation (C code)

* <http://www.moses.uklinux.net/patches/lki.html>

<http://www-128.ibm.com/developerworks/linux/library/l-linuxboot/index.html>

<http://www-128.ibm.com/developerworks/linux/library/l-bootload.html>

Linux OS security aspects

- The boot process
 - security considerations:
 - boot viruses (ancient)
 - boot device override
 - OS override
 - kernel parameters override

Linux OS security aspects

- The kernel
 - presentation
command: '\$ dmesg | less'
 - security considerations:
 - due to the key role of the kernel, security compromises at this level have the greatest impact and are the hardest to detect (although rare and somewhat harder to exploit)
 - examples of security vulnerabilities: buggy kernel code, bad drivers, kernel architecture (modules ↔ rootkits)

Linux OS security aspects

- Processes & memory
 - Process = program instance loaded in memory and running with its own dedicated address space and state information
 - presentation command: '\$ ps -e -o pid,ppid,uid,gid,ni,stat,time,%cpu,%mem,command | less'
 - main characteristics:
 - PID = Process ID
 - PPID = Parent Process ID
 - UID = User ID of the process
 - GID = Group ID of the process
 - ... (next page)

Linux OS security aspects

- Processes & memory
 - main characteristics (cont.):
 - NI = process' NIce value
 - STAT = process STATe
 - TIME = cumulative CPU TIME used by this process
 - %CPU = CPU time used / the time this process has been running
 - %MEM = % of memory used by this process
 - COMMAND = the command line used to start the process
 - process execution control – signals^[2]
 - Signal = a limited form of interprocess communication used to (asynchronously) notify a specific process that an event had occurred

Linux OS security aspects

- Processes & memory
 - process execution control – signals (cont.)
 - sending signals:
 - keyboard input
command: '\$ top'
keyboard input: CTRL+z
command: '\$ ps aux' (observe the STAT value)
command: '\$ fg'
keyboard input: CTRL+c
- kill command
command (initial session): '\$ kill -l' (observe the list of signals)
command (initial session): '\$ top'
command (from a 2nd session): '\$ ps aux' (take note of top's PID)
command (from the 2nd session): '\$ kill -19 <<PID_of_top>>'
(observe the process' behaviour on the initial session)
command (initial session): '\$ fg'
command (from the 2nd session): '\$ kill -2 <<PID_of_top>>'
(observe the process' behaviour on the initial session)

Linux OS security aspects

- Processes & memory
 - process execution control – signals (cont.)
 - sending signals (cont.):
 - exceptions – examples: division by zero, segmentation violation
 - *kill* system call – used between different processes
 - kernel
 - handling signals:
 - through signal handlers – code which deals with the situation that generated the signal
 - if no custom handler is present for a specific signal, a default handler is used
 - if no custom handler is present, for some signals, a process can ignore the signal or use the default handler
 - there are two signals which cannot be intercepted and handled: SIGKILL and SIGSTOP

Linux OS security aspects

- Processes & memory
 - process capabilities^[4]
 - for the purpose of performing permission checks, traditional Unix implementations distinguish two categories of processes:
 - privileged processes – their UID is 0 and bypass all kernel permission checks
 - unprivileged processes – their UID is different than 0 and they are subject to full permission checking based on the process' credentials (UID, GID and supplementary group list)
 - in order to provide a more granular set of permissions, the privileges traditionally associated with the superuser were divided into distinct units, known as capabilities, which can be independently enabled and disabled.

Linux OS security aspects

- Processes & memory
 - process capabilities (cont.)
 - capabilities are a per-thread attribute
Thread = code which runs independently, but which was created by a parent (they are both part of the same program) with which it shares a common address space and state information
 - generally, a thread can only drop capabilities and, once dropped, it cannot regain them
 - the effective capabilities of a process are determined by performing a logical AND between its designed capabilities and a system-wide value called *capability bounding set* (/proc/sys/kernel/cap-bound).
Only the **init** process may set bits in the capability bounding set and the superuser may only clear bits in this set.

Linux OS security aspects

- Processes & memory
 - process capabilities (cont.)
 - a full implementation of capabilities requires:
 - that for all privileged operations, the kernel checks whether the process has the required capability in its effective set
 - that the kernel provides system calls allowing a process' capability sets to be changed and retrieved
 - file system support for attaching capabilities to an executable file, so that a process gains those capabilities when the file is executed
 - Currently, only the first two of these requirements are met, the third being in the process of implementation.
 - examples: CAP_DAC_OVERRIDE, CAP_FSETID, CAP_NET_ADMIN, etc.
 - Q: Use ?
A: A process/thread should drop all capabilities which are not necessary for its designated use, thus limiting the impact of any possible abuse of the given program. (for more see DAC vs MAC)

Linux OS security aspects

- Processes & memory
 - memory area (stack / heap) access / execution
 - a way to change the normal execution path of a given process by making it to illegally access memory areas
 - it achieves this mainly by exploiting programming mistakes
 - examples: buffer overflow exploits, viruses
 - solutions:
 - non-executable user stack area
- "Most buffer overflow exploits are based on overwriting a function's return address on the stack to point to some arbitrary code, which is also put onto the stack. If the stack area is non-executable, buffer overflow vulnerabilities become harder to exploit."*

* <http://www.openwall.com>

Linux OS security aspects

- Processes & memory
 - memory area (stack / heap) access / execution (cont.)
 - solutions (cont.):
 - executable space protection

"In computer security, executable space protection is the marking of memory regions as non-executable, such that an attempt to execute machine code in these regions will cause an exception. It often makes use of hardware features such as the NX/XD bit. Implementations for Linux include PaX, Exec Shield, and Openwall."^[2]
 - address space layout randomization (ASLR)

"The generic idea behind this approach is based on the observation that in practice most attacks require advance knowledge of various addresses in the attacked task. If we can introduce entropy into such addresses each time a task is created then we will force the attacker to guess or brute force it which in turn will make the attack attempts quite 'noisy' because any failed attempt will likely crash the target. It will be easy then to watch for and react on such events."*

* <http://pax.grsecurity.net>

Linux OS security aspects


- User system
 - necessary in a multiuser environment in order to be able to set individual characteristics (related to the specified environment) and to uniquely identify each person
 - consists of a database containing user and group information (along with credentials and other data) and a set of tools to manage that database
 - examples (Linux):
 - user and group information is stored in the following files: /etc/passwd, /etc/shadow, /etc/group, /etc/gshadow
 - tools:
useradd, userdel, passwd, groupadd, gpasswd, vipw, etc.

Linux OS security aspects

- The filesystem^{[5][6][7]}
 - represents a method for organizing data in logical elements and providing ways to manage that data
 - main concepts (for ExtLinux):
 - superblock - contains information about the filesystem as a whole, such as its size, the number of free blocks, free inodes, logical block size, the number of times the volume has been mounted, and other accounting information about the filesystem
 - inode - contains all information about a file, except its name
The inode contains the numbers of several data blocks, which are used to store the data in the file. There is space only for a few data block numbers in the inode, however, and if more are needed, more space for pointers to the data blocks is allocated dynamically
 - direct data block - data block that is accessed directly with the information from the inode


Linux OS security aspects

- The filesystem
 - main concepts (cont.):
 - indirect data block - data block that is accessed with the information residing on another data block
 - directory - a special file which contains directory entries
 - directory entry - contains the name of the file and the inode number which represents that file



Linux OS security aspects

- The filesystem
 - main concepts (cont.):
 - detailed view of an Ext2 inode
 - examples:
 - command: '# *dumpe2fs /dev/sda1 | less*'
 - command: '\$ *ls -li*'



Linux OS security aspects

- The filesystem
 - file types:
 - regular file
 - directory
 - device file (block and character)
 - symbolic link
 - socket
 - Examples
 - access rights:
 - traditional access - composed of rights for the file user owner, group owner and others
 - rights:
 - **r** - for a file, it means the right to read the contents of that file; for a directory, it means the right to read the contents (files / subdirectories) of that directory

Linux OS security aspects

- The filesystem
 - access rights (cont.):
 - traditional access (cont.)
 - rights (cont.):
 - **w** - for a file, it means the right to write and modify the content of that file; for a directory, given that the user also has **x** rights on that directory, it means the right to create, rename and delete files / subdirectories in that directory
 - **x** - for a file, it means that the file can be executed; for a directory, it means that the user can enter that directory
 - **SUID** - for an executable file, if run, it means that the new process has the UID of the owner of the file, no matter who ran the file; for a directory, it has no effect
 - **SGID** – for an executable file, if run, it means that the new process has the GID of the group owner of the file, no matter who ran the file; for a directory, it means that all new files / subdirectories created in and below it will have the group owner of that directory, no matter who creates the new files / subdirectories (given it has the right permissions to do so)

Linux OS security aspects

- The filesystem
 - access rights (cont.)
 - traditional access (cont.)
 - rights (cont.):
 - **t (sticky bit)** - for a file, it has no effect; for a directory, all files / subdirectories created in or below it can be deleted or renamed only by the owner of those files / subdirectories or by the superuser (root)
 - observation - in setting access rights, two notations can be used to specify them:
 - text - presented above (examples: r,w,x,etc.)
 - decimal numbers (powers of Linux -
 $r=4, w=2, x=1, SUID=4, SGID=2, t=1$)
 - examples:
command: '\$ touch some_file'
command: '\$ ls -l'
(observe the output of the last command)
'-rw-r--r-- 1 giosif users 0 2006-10-24 15:28 some_file'

Linux OS security aspects

- The filesystem

- access rights (cont.)

- traditional access (cont.)

- examples (cont.):

- command: '\$ chmod 674 some_file'

- command: '\$ ls -l'

- (observe the output of the last command)

- '-rw-rw-r-- 1 giosif users 0 2006-10-24 15:28 some_file'

- command: '\$ chmod g-w some_file'

- command: '\$ ls -l'

- (observe the output of the last command)

- '-rw-r-xr-- 1 giosif users 0 2006-10-24 15:28 some_file'

- command: '\$ chmod 4754 some_file'

- command: '\$ ls -l'

- (observe the output of the last command)

- '-rwsr-xr-- 1 giosif users 0 2006-10-24 15:28 some_file'

- command: '\$ ls -l /usr/bin/passwd'

- (note the fact that **passwd** has SUID bit set)

Linux OS security aspects

- The filesystem
 - access rights (cont.)
 - ACLs (Access Control List)
 - allow setting permissions at a more fine-grained level than the traditional permissions system
 - each file / directory has associated a list with users and groups along with their permissions on that file / directory
 - is backward compatible with the traditional permissions system
 - examples:
 - command: '\$ *getfacl some_file*'
(observe the output of the last command)
 - command: '\$ *setfacl -m u:root:rx some_file*'
 - command: '\$ *getfacl some_file*'
(observe the output of the last command)
 - security considerations

Linux OS security aspects

- Networking
 - a network represents two or more devices, together with a method of communication between them, allowing each to share and access resources with the other
 - the entire communication is based on the concept of *protocol* = a set of rules to which both communicating parties agree in order to understand each other
 - also, to reduce complexity and provide flexibility, a network is organized in layers, one (layer) sitting on top of another, each using the services provided by the underneath layer and providing specific services to the layer above

Linux OS security aspects

- Networking
 - between two communicating parties, the communication takes place between the layers found at the same level (example: the 3rd layer from one host communicates with 3rd layer from the other host)
 - the protocol concept mentioned above is used per layer (in order for two parties to communicate successfully, the corresponding layers found at the same level have to use the same protocol = use the same set of rules when communicating)
 - the group of protocols determined by all layers, each with its protocol, forms a protocol stack

Linux OS security aspects

- Networking
 - reference model - defines (for a networking system) the number of layers, the services they provide and the protocols used
 - the most known reference models are: ISO/OSI and TCP/IP
 - ISO/OSI reference model
 - represents the theoretical approach in designing a networking system. To this respect, it is the most complete, but, in practice, it wasn't very well adopted because it's harder to implement and also came later than TCP/IP.
 - it's made out of 7 layers:

Linux OS security aspects

- Networking
 - ISO/OSI reference model (cont.)



Linux OS security aspects

- Networking
 - ISO/OSI reference model (cont.)
 - layers description^[2]:
 - The Physical layer defines all the electrical and physical specifications for devices.
 - The Data Link layer provides the functional and procedural means to transfer data between network entities and to detect and possibly correct errors that may occur in the Physical layer.
 - The Network layer provides the functional and procedural means of transferring variable length data sequences from a source to a destination via one or more networks while maintaining the quality of service requested by the Transport layer.
 - The Transport layer provides transparent transfer of data between end users, thus relieving the upper layers from any concern while providing reliable data transfer.
 - The Session layer controls the dialogues (sessions) between computers.

Linux OS security aspects

- Networking
 - ISO/OSI reference model (cont.)
 - layers description (cont.):
 - The Presentation layer transforms data to provide a standard interface for the Application layer.
 - The Application layer provides a means for the user to access information on the network through an application.

Layer	Function
Application	Network process to application
Presentation	Data representation and encryption
Session	Interhost communication
Transport	End-to-end connections and reliability
Network	Path determination and logical addressing (IP)
Data link	Physical addressing (MAC & LLC)
Physical	Media, signal and binary transmission

Linux OS security aspects

- Networking
 - TCP/IP reference model
 - the *de facto* standard, developed by the US DoD (Department of Defence)
 - has fewer (4 or 5) layers than the ISO/OSI reference model^[2]:
 - The Network Access layer describes the physical equipment necessary for communications, such as twisted pair cables, the signalling used on that equipment, and the low-level protocols using that signalling.
 - The Internet or Internetworking layer defines IP addresses, with many routing schemes for navigating packets from one IP address to another.
 - The Host-To-Host (Transport) layer deals with opening and maintaining connections, ensuring that packets are in fact received.
 - At the Process layer or Application layer the "higher level" protocols such as SMTP, FTP, SSH, HTTP, etc. operate.

Linux OS security aspects

- Networking
 - TCP/IP protocol stack
 - represents the foundation of today's Internet
 - currently at version 4 (TCP/IPv4)
 - almost all modern OSs (Operating Systems) include a TCP/IP stack
 - the 4 layers^[2]:

4. Application	DNS, TFTP, TLS/SSL, FTP, HTTP, IMAP, IRC, NNTP, POP3, SIP, SMTP, SNMP, SSH, TELNET, ECHO, BitTorrent, RTP, PNRP, rlogin, ENRP, ... Routing protocols like BGP, which for a variety of reasons run over TCP, may also be considered part of the application or network layer.
3. Transport	TCP, UDP, DCCP, SCTP, IL, RUDP, ... Routing protocols like OSPF, which run over IP, are also be considered part of the network layer, as they provide path selection. ICMP and IGMP run over IP are considered part of the network layer, as they provide control information.
2. Internet	IP (IPv4, IPv6) ARP and RARP operate underneath IP but above the link layer so they belong somewhere in between.
1. Network access	Ethernet, Wi-Fi, token ring, PPP, SLIP, FDDI, ATM, Frame Relay, SMDS, ...

Linux OS security aspects

- Networking
 - TCP/IP protocol stack (cont.)
 - the layer abstraction is done by using encapsulation (a lower layer encapsulates information from the upper layer)
 - the main protocols: Ethernet, IP (Internet Protocol), TCP (Transport Control Protocol), UDP (User Datagram Protocol)
 - the main concepts used: MAC address, IP address, TCP / UDP port, packet, connection
 - example: Wireshark demo
 - network services
 - represent applications that provide services that can be accessed over the network
 - examples: HTTP service, SMTP service, DNS service, etc.
 - they are the main targets for network attacks

Linux OS security aspects

- Networking
 - network services (cont.)
 - security issues - bad configuration, application vulnerabilities, authentication mechanisms vulnerabilities, too many privileges
 - types of attack:
 - protocol weaknesses exploitation (arp poisoning, IP spoofing, DHCP takeover)
 - traffic analysis (sniffing)
 - MITM (Man-In-The-Middle)
 - DoS (Denial of Service)
 - services vulnerabilities exploitation
 - attack vector - the succession of actions an attacker performs in order to reach his objective

Linux OS security aspects

- Networking
 - network security tools^[8]:
 - filters
 - firewalls (iptables, Windows firewall)
 - IDSs / IPSs (Intrusion Detection / Prevention Systems) (snort)
 - scanners
 - nmap, nessus
 - sniffers
 - tcpdump, wireshark (former Ethereal), ettercap, kismet

Linux OS security aspects

- General (DAC vs MAC)
 - access control - the rules used to determine what actions a subject can perform on an object
 - DAC (Discretionary Access Control)
 - represents "a means of restricting access to objects based on the identity of subjects and/or groups to which they belong. The controls are discretionary in the sense that a subject with a certain access permission is capable of passing that permission (perhaps indirectly) on to any other subject (unless restrained by mandatory access control)."^[9]
 - "DAs are specified by the owner of an object, who can apply, modify, or remove them at will."^[10]
 - examples: a user has full permissions over the files he owns, a process inherits the permissions of the user that launched it

Linux OS security aspects

- General (DAC vs MAC)
 - DAC (Discretionary Access Control) (cont.)
 - offers limited auditing capabilities
 - used in almost all current OSes
 - MAC (Mandatory Access Control)
 - represents "a means of restricting access to objects based on the sensitivity (as represented by a label) of the information contained in the objects and the formal authorization (i.e., clearance) of subjects to access information of such sensitivity."^[9]
 - "MACs are specified by the system. They cannot be applied, modified, or removed - except perhaps by means of a privileged operation."^[10]
 - it is based on the principle of least privilege and on the idea that "that which is not expressly permitted, is denied"

Linux OS security aspects

- General (DAC vs MAC)
 - MAC (Mandatory Access Control) (cont.)
 - provides extended auditing capabilities
 - implementations:
 - Linux: SELinux, AppArmor
 - FreeBSD: TrustedBSD
 - Solaris: Trusted Solaris
 - SELinux
 - developed primarily by the US National Security Agency
 - included in Red Hat Enterprise Linux and Fedora Core
 - main concepts:
 - subjects, objects and actions
 - security classes (for objects) - define the types of objects present on a system

Linux OS security aspects

- General (DAC vs MAC)
 - MAC (Mandatory Access Control) (cont.)
 - SELinux (cont.)
 - main concepts (cont.):
 - security attributes (for subjects and objects):
 - i. user identity
 - denotes SELinux User who created the object
 - i. role
 - file objects all labeled “object_r”
 - process Objects include Role
 - i. type
 - most used section of security context
 - type enforcement rules revolve around this field
 - security context - the three security attributes mentioned make a security context

Linux OS security aspects

- General (DAC vs MAC)
 - MAC (Mandatory Access Control) (cont.)
 - SELinux (cont.)
 - main concepts (cont.):
 - security policy - the set of rules loaded and enforced by the kernel on the base of which all access decisions are made
It is configured by the administrator but enforced by the system.

Resources

- [1] IBM developerWorks: <http://www-128.ibm.com/developerworks/>
- [2] Wikipedia: <http://www.wikipedia.org>
- [3] TLDP: <http://www.tldp.org>
- [4] Linux on-line manuals (man capabilities)
- [5] FreeOS.com: <http://www.freeos.com/articles/4015/>
- [6] Ext2 intro: <http://web.mit.edu/ttytso/www/linux/ext2intro.html>
- [7] LinuxHQ.com: <http://www.linuxhq.com/guides/TLK/fs/filesystem.html>
- [8] sectools.org: <http://sectools.org/>
- [9] TCSEC: <http://www.radium.ncsc.mil/tpep/library/rainbow/5200.28-STD.html>
- [10] O'Reilly, Bill McCarty – SELinux – NSA's Open Source Security Enhanced Linux

2.1 Embedded OS DEMO | Hands-on

Topic 1: MikeOS – NASM x86 16bits BIOS Boot-loader and OS

<http://mikeos.sourceforge.net/>

<http://mikeos.sourceforge.net/write-your-own-os.html>

<http://mikeos.sourceforge.net/handbook-sysdev.html>

MikeOS is an operating system for x86 PCs, written in assembly language. It is a learning tool to show how simple 16-bit, real-mode OS-es work, with well-commented code and extensive documentation.

Features:

- A text-mode dialog and menu-driven interface
- Boots from a floppy disk, CD-ROM or USB key
- Over 60 system calls for use by third-party programs
- File manager, text editor, image viewer, games...
- Includes a BASIC interpreter with 46 instructions
- PC speaker sound and serial terminal connection

The code is completely open source (under a BSD-like [license](#)), and is written by [Mike Saunders](#) and [other developers](#).

2.1 Embedded OS DEMO | Hands-on

Topic 1: MikeOS – NASM x86 16bits BIOS Boot-loader and OS

Make sure that

- a) Netwide Assembly (nasm) is installed in Ubuntu 14: sudo apt-get install nasm
- b) qemu-system-x86 installed: sudo apt-get install qemu-system-x86

```
cd /home/stud/osdev/myos
```

```
nasm -f bin -o myfirst.bin myfirst.asm
```

Copy mikeos.flp from the disk_images/ directory of the MikeOS bundle into your home directory, and rename it myfirst.flp.

```
dd status=noxfer conv=notrunc if=myfirst.bin of=myfirst.flp
```

```
# qemu -fd myfirst.flp
```

```
qemu-system-x86_64 -fd myfirst.flp
```

And there you are! Your OS will boot up in a virtual PC.

If you want to use it on a real PC, you can write the floppy disk image to a real floppy and boot from it, or generate a CD-ROM ISO image.

For the latter, make a new directory called cdiso and move the myfirst.flp file into it.

Then, in your home directory, enter:

```
mkdir cdisocp ./myfirst.flp ./cdiso/myfirst.flp
```

```
mkisofs -o myfirst.iso -b myfirst.flp cdiso/
```


Topic 2: POSIX C x86 IPC – Inter-Process Communication

Native EXE File on HDD MS Windows:



EXE File Beginning – 'MZ'

EXE 16, 32 bits Headers



References / pointers to the segments

Relocation Pointer Table

Optional – Thread 1
Optional – Thread 2
... Optional – Thread n

8 GB
Top of System Address Space

Upper
4 GB of
address
space

~20 MB

FLASH

APIC

Reserved

PCI Memory Range -
contains PCI, chipsets,
Direct Media Interface
(DMI) and ICH ranges
(approximately 750 MB)

Top of usable
DRAM (memory
visible to the
operating system)


PROCESS

IPC

PROCESS


RAM Memory Layout MS Windows:

<http://www.codinghorror.com/blog/2007/03/where-are-my-4-gigabytes-of-ram.html>



2.2. Embedded OS DEMO | Hands-on


Topic 2: POSIX C x86 IPC – Inter-Process Communication



https://access.redhat.com/knowledge/docs/en-US/Red_Hat_Enterprise_MRG/2/html/Realtime_Reference_Guide/chap-Realtime_Reference_Guide-Memory_allocation.html

Summary of Linux/Windows Virtual Memory

Summary of Linux/Windows Virtual Memory




"Blue regions represent virtual addresses that are mapped to physical memory, whereas white regions are unmapped. In the example above, Firefox has used far more of its virtual address space due to its legendary memory hunger. The distinct bands in the address space correspond to **memory segments** like the heap, stack, and so on. Keep in mind these segments are simply a range of memory addresses and *have nothing to do with Intel-style segments*."


Summary of Linux/Windows Virtual Memory

MS Windows:


<http://technet.microsoft.com/en-us/library/cc751283.aspx>



LINUX: <http://www.read.cs.ucla.edu/111/2007fall/notes/lec4>



Summary of Linux executable ELF to memory - Process



<http://www.cs.umd.edu/~hollings/cs412/s04/proj1/index.html#cast>

Summary of Processes & IPC in Linux

<http://www.yolinux.com/TUTORIALS/LinuxTutorialPosixThreads.html>

<https://computing.llnl.gov/tutorials/pthreads/>

<http://www.advancedlinuxprogramming.com/alp-folder/>

Before understanding a thread, one first needs to understand a UNIX process. A process is created by the operating system, and requires a fair amount of "overhead".

Processes contain information about program resources & program execution state, including:

- *Process ID, process group ID, user ID, and group ID;*
- *Environment;*
- *Working directory;*
- *Program instructions;*
- *Registers;*
- *Stack;*
- *Heap;*
- *File descriptors;*
- *Signal actions;*
- *Shared libraries;*
- *Inter-process communication tools (such as message queues, pipes, semaphores, or shared memory)*

Topic 2: Summary of Processes & IPC in Linux

Processes

- Fork
- Signals

Pipes

FIFO

File-locking

OS Message
Queues

Semaphores


Shared
Memory

Memory
Mapped Files


Sockets

Summary of IPC in Linux – Why Pipes?

http://www.sean-crist.com/personal/pages/visual_pipes/




In the example below, the user has instructed the computer: 1) to get a file thru ftp; 2) to select just those lines matching a certain pattern; 3) to sort the results; and 4) to both save the results to file and also read them thru the loudspeaker.



Many people have observed that Linux is difficult for casual users to learn, and that Linux would have a better chance of general acceptance as a desktop platform if it were made easier to use. Pipes are at the root of the great flexibility of Unix, and representing them graphically makes this functionality better accessible to the casual user.

Summary of IPC in Linux – Fork & Pipes



<http://www.reloco.com.ar/linux/prog/pipes.html>



<http://os.obs.utcluj.ro/OS/Lab/08.Linux%20Pipes.html>

Summary of IPC in Linux – Fork & Pipes


<http://www.vivaolinux.com.br/dica/Pipes-no-Linux>



http://www.read.cs.ucla.edu/111/_media/notes/ipc_pipes_1.gif

Summary of IPC in Linux – Message Queues

Linux C - System V API / POSIX API



http://www.linuxpedia.org/index.php?title=Linux_POSIX_Message_Queue

2.2 Summary of IPC in Linux – Message Queues

Topic 2: Linux C - System V API / POSIX API

Operation	POSIX Function	SVR4 Function
Gain access to a queue, creating it if it does not exist.	mq_open(3)	msgget(Linux)
Query attributes of a queue and number of pending messages.	mq_getattr(3)	msgctl(Linux)
Change attributes of a queue.	mq_setattr(3)	msgctl(Linux)
Give up access to a queue.	mq_close(3)	n.a.
Remove a queue from the system.	mq_unlink(3), rm(1)	msgctl(Linux, ipcrm(1))
Send a message to a queue.	mq_send(3)	msgsnd(Linux)
Receive a message from a queue.	mq_receive(3)	msgrcv(Linux)
Request asynchronous notification of a message arriving at a queue.	mq_notify(3)	NA

http://menehune.opt.wfu.edu/Kokua/More_SGI/007-2478-008/sgi_html/ch06.html

http://www.users.pjwstk.edu.pl/~jms/qnx/help/watcom/clibref/mq_overview.html

2.3. Embedded OS DEMO | ARM ASM Hands-on

Topic 3: NASM/AS ARM 32bits on Raspberry Pi – ARM Assembly Intro

<http://thinkingeek.com/arm-assembler-raspberry-pi/>

<https://azeria-labs.com/writing-arm-assembly-part-1/>

- ARM Architecture
- Instructions set
- Addressing modes
- Functions and Procedures
- Interrupts and Exception

1. Peter Knaggs & Stephen Welsh – “ARM: Assembly Language Programming”

2. <http://www.arm.com/misPDFs/14128.pdf> - ARM Architecture Reference Manual |

https://www.scss.tcd.ie/~waldroj/3d1/arm_arm.pdf

3. ARM Software Development Toolkit – “Programming Techniques”

Benefits of Learning ARM Assembly

ARM = Acorn/Advanced RISC Machine

- Reverse Engineering binaries on...
 - Phones?
 - Routers?
 - Cars?
 - Internet of Things?
 - MACBOOKS??
 - SERVERS??
- Intel x86 is nice but..
 - Knowing ARM assembly allows you to dig into and have fun with various different device types

ARM Assembly Intro presentation with copyright from Azeria-Labs



Processor Classes

- A-Class

Application processors

Targets typically run a full OS such as Linux Virtual Address support

Virtualization

- M-Class

Microcontrollers


Typically run bare-code or RTOS

- R-Class


Targets embedded systems with real time and/or higher safety requirements

Typically run bare-metal code or RTOS

Used in systems that need high reliability and where deterministic behavior is important



ARM Architecture, Family and Cores



ARM family	ARM architecture
ARM7	ARM v4
ARM9	ARM v5
ARM11	ARM v6
Cortex-A	ARM v7-A
Cortex-R	ARM v7-R
Cortex-M	ARM v7-M



ARM CPU Features


- RISC (Reduced Instruction Set Computing) processor
 - Simplified instruction set
 - More registers than in CISC (Complex Instruction Set Computing)
- Load/Store architecture
 - No direct operations on memory
- 32-bit ARM mode / 16-bit Thumb mode | new versions supports 64 bits ARM registers and instructions
- Conditional Execution on almost all instructions (ARM mode only)
- Word aligned memory access (4 byte aligned)



ARM microcontroller Features

ARM (Acorn/Advanced RISC Machine) Features

- 32 bits – the registers are 4 bytes and the instructions in machine code are fixed at 4 bytes (new versions have 64 bits and they are multi-core)
- Bi-endian (little- and big-endian)
- It has data representation on 8, 16 and 32 bits | newer controllers support 64 bits data representation
- 7 operations modes: USR, FIQ, IRQ, SVC, ABT, SYS, UND
- It is based on RISC features:
 1. **Instructions** – the reduced number of the instructions; the execution of an instruction it is one processor cycle; there high processing speed
 2. **Pipelines** – the fragmentation of the process of the instructions “process” in more sub-processes (tasks) in order to have parallelization
 3. **Registers** – high number of the generic available registers (e.g. 31 out of 37)
 4. **The Load-Store Architecture** – the processor operates only the data from the registers and there are separate instructions for loading/storing data from/to memory.




ARM microcontroller features

Additional elements comparing with RISC

1. **Variable time execution instructions** => high density of the code => efficient memory usage
2. **Barrel shifter** - hardware component which pre-process one of the input registers before being used by an instruction => processing performance and enhanced code density
3. **Set of 16 bits instructions (Thumb mode)** = high density of the code (especially for the HW chips able to **XIP** – eXecute In Place)
4. **Conditional Execution** – the instruction (then the branches) are executed only if a condition is fulfilled
5. **Specialized Instructions** – specific instructions for the DSP (Digital Signal Processor) and some controllers for the floating points parallel operations => enhanced performance
6. **Jazelle DBX (Direct Bytecode eXecution)** – is an extension that allows some ARM processors to execute Java bytecode in hardware as a third execution state alongside the existing ARM and Thumb modes.

ASM ARM7 Diagram

- CPU Core Diagram (ARM7)
- ARM7 is Von Neumann machine
- ARM9 is Harvard machine



ASM ARM Operating modes


- For the ARM Assembly, the lab uses ONLY USR – User mode

Mode	Details
User (USR)	The mode of executing users applications
System (SYS)	Similar mode with USR, but with complete read-write access to the cpsr register
Supervisor (SVC)	The mode for running the OS kernel
Interrupt ReQuest (IRQ)	When an interrupt of the execution request is received (IRQ)
Fast Interrupt reQuest (FIQ)	When an Fast interrupt of the execution request is received (FIRQ)
Abort (ABT)	When the trial of accessing a memory area is failing
Undefined (UND)	When the processor receives an instruction which is not defined into its implementation



Non-privileged mode = partial read-write access to the cpsr register

Privileged mode = complete read-write access to the cpsr register



ASM ARM v7

ARM registers and
their availability
taking into account
the processor mode

USR & SYS

r0
r1
r2
r3
r4
r5
r6
r7

FIQ

r8	r8_fiq
r9	r9_fiq
r10	r10_fiq
r11	r11_fiq
r12	r12_fiq

IRQ

SVC

UND

ABT

r13 (sp)	r13_fiq	r13_irq	r13_svc	r13_und	r13_abt
r14 (lr)	r14_fiq	r14_irq	r14_svc	r14_und	r14_abt

r15 (pc)
-

cpsr

spsr_fiq	spsr_irq	spsr_svc	spsr_und	spsr_abt
----------	----------	----------	----------	----------



ARM 32 bits Registers

# / Alias	Purpose		
R0	General purpose	EAX	r0 Arg 1 & return value
R1	General purpose	EBX/	r1 Argument 2
R2	General purpose	ECX/	r2 Argument 3
R3	General purpose	EDX/	r3 Argument 4
R4	General purpose	ESI/	r4 General-purpose
R5	General purpose	EDI	r5 General-purpose
R6	General purpose		r6 General-purpose
R7	Holds Syscall Number		r7 General-purpose
R8	General purpose		r8 General-purpose
R9	General purpose		r9 Platform-specific
R10	General purpose		r10 General-purpose
R11 / FP	Frame Pointer	EIP	r11/FP Frame pointer
Special Purpose Registers			
R12 / IP	Intra Procedural Call		r12 Intra-procedure-call
R13 / SP	Stack Pointer	ESP	SP Stack pointer
R14 / LR	Link Register		LR Link register
R15 / PC	Program Counter	EIP	PC Program counter
CPSR	Current Program Status Register		

If 1st argument = 64 bits: r1:r0 hold it.

If 2nd argument = 64 bits: r2:r3 hold it.

If > 4 args: use stack.

Variable registers for holding local variables.

Usage is Platform-dependent.

Variable registers for holding local variables.

Keeps track of the stack frame.

Holds immediate values between a procedure and the sub-procedure it calls

Keeps track of stack. Must be the same after a subroutine has completed.

Holds the return address for a subroutine return. LR does not need to be the same after subroutine completed.

Keeps track of the next instruction to be executed.

ARM 32 bits Registers

ARM	Description	Approx. x86
R0	General Purpose	EAX
R1-R5	General Purpose	EBX, ECX, EDX, ESI, EDI
R6-R10	General Purpose	—
R11 (FP)	Frame Pointer	EBP
R12	Intra Procedural Call	—
R13 (SP)	Stack Pointer	ESP
R14 (LR)	Link Register	—
R15 (PC)	<- Program Counter / Instruction Pointer ->	EIP
CPSR	Current Program State Register/Flags	EFLAGS


ARM 32 bits – CPSR – Current Program Status Register

Flags						State		Extensions						Control								
31	30	29	28	27						7	6	5	4	3	2	1	0	
N	Z	C	V	Q										I	F	T	Mod					
N (Negative)	Z (Zero)	C (Carry)	V (Overflow)	E (Endian-bit)	T (Thumb-bit)	M (Mode-bits)	J (Jazelle)															

Flag	Description
N (Negative)	Enabled if result of the instruction yields a negative number.
Z (Zero)	Enabled if result of the instruction yields a zero value.
C (Carry)	Enabled if result of the instruction yields a value that requires a 33rd bit to be fully represented.
V (Overflow)	Enabled if result of the instruction yields a value that cannot be represented in 32 bit two's complement.
E (Endian-bit)	ARM can operate either in little endian, or big endian. This bit is set to 0 for little endian, or 1 for big endian mode.
T (Thumb-bit)	This bit is set if you are in Thumb state and is disabled when you are in ARM state.
M (Mode-bits)	These bits specify the current privilege mode (USR, SVC, etc.).
J (Jazelle)	Third execution state that allows some ARM processors to execute Java bytecode in hardware.

CPSR (Current Program Status Register)															
N	Z	C	V	Q		J		GE		E	A	I	F	T	M
Negative	Zero	Carry	overFlow	underFlow		Jazelle		Greater than or Equal for SIMD		Endianness	Abort disable	IRQ disable	FIQ disable	Thumb	processor mode (privilege mode)

Processor Mode	Short name	Bits
User	usr	10000
System	sys	11111
Supervisor	svc	10011
Interrupt ReQuest	irq	10010
Fast Interrupt reQuest	fiq	10001
Abort	abt	10111
Undefined	und	11011



ARM Assembly Basics

```
int main()
{
    system("/bin/sh");
}
```

```
.global _start
_start:
```

```
    add    r0, pc, #12
    mov    r1, #0
```

ARM Assembly

```
00000000 00000000 00000110 00000001 00001000 00000001
00101100 00000001 00000000 00101110 01110011 01111001
01101101 01110100 01100001 01100010 00000000 00101110
01110011 01110100 01110010 01110100 01100001 01100010
```

ARM Machine Code

\$ as file.s -o file.o
\$ ld file.o -o file


C

\$ gcc file.c -o file



Memory Segments


- `.text`
 - Executable part of the program (instructions)
- `.data` and `.bss`
 - Variables or pointers to variables used in the app
- `.plt` and `.got`
 - Specific pointers to various imported functions from shared libraries etc.
- The **Stack** and **Heap** regions
 - used by the application to store and operate on temporary data (variables) that are used during the execution of the program



Useful Assembler Directives for GNU Assembler

- Assembler directives have nothing to do with assembly language
- Are used to tell assembler to do something
 - defining a symbol, change sections, etc.
- `.text` directive switches current section to the `.text` section
 - usually going into flash memory
- `.data` directive switches current section to the `.data` section
 - will be copied to RAM
- `.section .rodata` if you wish data to be copied to SRAM







ARM Pipeline phases


ARM pipeline:

- Microcontroller processing mechanism for processing instructions, in order to increase the processing speed: in the same time an instruction is executed, another instruction is decoded
- Enhanced performance in each phase => microcontroller may operate at high frequencies => nced performance in each phase
- The necessary time of getting full pipeline increase the time of the controller until is really executing an instruction => higher latency of the system
- ARM architecture has a pipeline in 3 phases:
 - Fetch – load an instruction from the memory
 - Decode – identify the instruction
 - Execute – run the instruction and impact one or more registers



Program Counter and Pipeline phases


- ARM uses a pipeline
 - In order to increase speed of flow of instructions to processor
- Rather than pointing to the instruction being executed, the PC points to the instruction being fetched.
- Bit 0 of PC is always 0 (unless in Jazelle mode)
 - In hardware, bit 0 of PC is undefined
 - BX switch to thumb if target PC bit 0 is 1.
 - So you can't just ADD PC, PC, #1 to switch to Thumb.



Register Access


ARM 32 bits can access:

- 16 registers in USR mode because Instructions have 4 bits for registers ($2^4 = 16$)
- Thumb has 3 bits for registers ($2^3 = 8$)
 - Fixed in Thumb2!
 - High registers require a 32-bit Thumb2 instruction instead of 16-bit



Thumb Mode

- Two execution states: ARM and Thumb
 - Switch state with BX/BLX instruction
- Thumb is a 16-bit instruction set
 - Thumb-2 (16 and 32-bit), adding more 32-bit instructions and ability to handle exceptions
 - Sometimes useful to get rid of NULL bytes
- Most instructions unconditional
- The instruction set can be changed during:
 - Function call/return
 - Exception call/return



Thumb mode

ARM Mode = 4 bytes			
01	30	8F	E2
13	FF	2F	E1
02 20			
01 21			

2 bytes
Thumb Mode

switch to Thumb

```
add    r3, pc, #1
bx    r3
movs   r0, #2
movs   r1, #1
```



Most Common Instructions

MOV	Move data	EOR	Bitwise XOR
MVN	Move 2's complement	LDR	Load
ADD	Addition	STR	Store
SUB	Subtraction	LDM	Load Multiple
MUL	Multiplication	STM	Store Multiple
LSL	Logical Shift Left	PUSH	Push on Stack
LSR	Logical Shift Right	POP	Pop off Stack
ASR	Arithmetic Shift Right	B	Branch
ROR	Rotate Right	BL	Branch with link
CMP	Compare	BX	Branch and exchange
AND	Bitwise AND	BLX	Branch /w link and exchange
ORR	Bitwise OR	SWI/SVC	System Call



Data processing instructions



Load / Store instructions

ARM is a Load / Store Architecture

- Does not support memory to memory data processing operations
- Must move data values into register before using them

This isn't as inefficient as it sounds:

- Load data values from memory into registers
- Process data in registers using a number of data processing instructions
 - which are not slowed down by memory access
- Store results from registers out of memory

Three sets of instructions which interact with main memory:

- Single register data transfer (LDR/STR)
- Block data transfer (LDM/STM)
- Single Data Swap (SWP)


```
uint32_t main(void)
{
    uint32_t* a;
    uint32_t* b;
    ...
    a* = add(*a, *b);
    ...
}
```

main:

```
...
LDR r0, [r3] } values loaded from memory
LDR r1, [r4] } processed
BL add-----+
STR r0, [r5]- - stored back to memory
...
```

Load / Store 32 bits Instructions

value at [address] found in R2
is loaded into register R1



value found in R1
is stored to [address] found in R2

- Load and Store Word or Byte
 - LDR / STR / LDRB / STRB
- Can be executed conditionally!
- Syntax:
 - <LDR|STR>{<cond>}{'<size>'} Rd, <address>



Data Types

Similar to high level languages, ARM supports operations on different datatypes.

Here are some examples of how these data types can be used with the instructions Load and Store:

ldr = Load Word

ldrh = Load unsigned Half Word

ldrsh = Load signed Half Word

ldr b = Load unsigned Byte

ldrsb = Load signed Bytes


str = Store Word

strh = Store unsigned Half Word

strsh = Store signed Half Word

strb = Store unsigned Byte

strsb = Store signed Byte




Endianness in ARM

There are two basic ways of viewing bytes in memory:

Little-Endian (LE) or Big-Endian (BE).

The difference is the byte-order in which each byte of an object is stored in memory



LDR/STR in ARM

1. Offset form: **Immediate** value as the offset

Addressing mode: Offset, Pre-indexed, Post-indexed – e.g.:

- **str r2, [r1, #2]** @ address mode: **Offset**. Store the value found in R2 (0x03) to the memory address found in R1 plus 2. Base register (R1) unmodified.
- **str r2, [r1, #4]!** @ address mode: **Pre-indexed**. Store the value found in R2 (0x03) to the memory address found in R1 plus 4. Base register (R1) modified: $R1 = R1 + 4$
- **ldr r3, [r1], #4** @ address mode: post-indexed. Load the value at memory address found in R1 to register R3. Base register (R1) modified: $R1 = R1 + 4$

2. Offset form: **Register** as the offset

Addressing mode: Offset, Pre-indexed, Post-indexed – e.g.:

- **str r2, [r1, r2]** @ address mode: **Offset**. Store the value found in R2 (0x03) to the memory address found in R1 with the offset R2 (0x03). Base register unmodified.
- **str r2, [r1, r2]!** @ address mode: **Pre-indexed**. Store value found in R2 (0x03) to the memory address found in R1 with the offset R2 (0x03). Base register modified: $R1 = R1 + R2$.
- **ldr r3, [r1], r2** @ address mode: **Post-indexed**. Load value at memory address found in R1 to register R3. Then modify base register: $R1 = R1 + R2$.

3. Offset form: **Scaled register** as the offset

Addressing mode: Offset, Pre-indexed, Post-indexed – e.g.:

- **str r2, [r1, r2, LSL#2]** @ address mode: **Offset**. Store the value found in R2 (0x03) to the memory address found in R1 with the offset R2 left-shifted by 2. Base register (R1) unmodified.
- **str r2, [r1, r2, LSL#2]!** @ address mode: **Pre-indexed**. Store the value found in R2 (0x03) to the memory address found in R1 with the offset R2 left-shifted by 2. Base register modified: $R1 = R1 + R2 \ll 2$
- **ldr r3, [r1], r2, LSL#2** @ address mode: **Post-indexed**. Load value at memory address found in R1 to

LDM/STM (Multiple) in ARM

```
...  
.text  
.global _start  
_start:  
    adr r0, words+12 /* address of words[3] -> r0 */  
  
...  
ldm r0, {r4,r5} /* words[3] -> r4 = 0x03; words[4] -> r5 = 0x04 */  

```

words:

```
.word 0x00000000 /* words[0] */  
.word 0x00000001 /* words[1] */  
.word 0x00000002 /* words[2] */  
.word 0x00000003 /* words[3] */  
.word 0x00000004 /* words[4] */  
.word 0x00000005 /* words[5] */  
.word 0x00000006 /* words[6] */
```

/* LDM and STM have variations. The type of variation is defined by the suffix of the instruction. Suffixes used in the example are: -IA (increase after), -IB (increase before), -DA (decrease after), -DB (decrease before). These variations differ by the way how they access the memory specified by the first operand (the register storing the source or destination address). In practice, LDM is the same as LDMIA, which means that the address for the next element to be loaded is increased after each load. In this way we get a sequential (forward) data loading from the memory address specified by the first operand (register storing the source address). */

ARM ASM CONDITIONAL EXECUTION

.global main

main:

```
    mov r0, #2      /* setting up initial variable */  
    cmp r0, #3      /* comparing r0 to number 3. Negative bit get's set to 1 */  
    addlt r0, r0, #1 /* increasing r0 IF it was determined that it is smaller (lower than) number 3 */  
    cmp r0, #3 /* comparing r0 to number 3 again. Zero bit gets set to 1. Negative bit is set to 0 */  
    addlt r0, r0, #1 /* increasing r0 IF it was determined that it is smaller (lower than) number 3 */  
bx lr
```

Condition Code	Meaning (for cmp or subs)	Status of Flags
EQ	Equal	Z==1
NE	Not Equal	Z==0
GT	Signed Greater Than	(Z==0) && (N==V)
LT	Signed Less Than	N!=V
GE	Signed Greater Than or Equal	N==V
LE	Signed Less Than or Equal	(Z==1) (N!=V)
CS or HS	Unsigned Higher or Same (or Carry Set)	C==1
CC or LO	Unsigned Lower (or Carry Clear)	C==0
MI	Negative (or Minus)	N==1
PL	Positive (or Plus)	N==0
AL	Always executed	-
NV	Never executed	-
VS	Signed Overflow	V==1
VC	No signed Overflow	V==0
HI	Unsigned Higher	(C==1) && (Z==0)
LS	Unsigned Lower or same	(C==0) (Z==0)



ARM ASM CONDITIONAL EXECUTION in

.syntax unified @ this is important!

Thumb

```
.text  
.global _start
```

```
_start:
```

```
.code 32
```

```
add r3, pc, #1 @ increase value of PC by 1 and add it to R3
```

```
bx r3 @ branch + exchange to the address in R3 -> switch to Thumb state because LSB = 1
```

```
.code 16 @ Thumb state
```

```
cmp r0, #10
```

```
ite eq @ if R0 is equal 10...
```

```
addeq r1, #2 @ ... then R1 = R1 + 2
```

```
addne r1, #3 @ ... else R1 = R1 + 3
```

```
bkpt
```

```
/*
```

To switch the state in which the processor executes in, one of two conditions have to be met:

- We can use the branch instruction BX (branch and exchange) or BLX (branch, link, and exchange) and set the destination register's least significant bit to 1. This can be achieved by adding 1 to an offset, like 0x5530 + 1. You might think that this would cause alignment issues, since instructions are either 2- or 4-byte aligned. This is not a problem because the processor will ignore the least significant bit.
- We know that we are in Thumb mode if the T bit in the current program status register is set.

```
*/
```

ARM ASM CONDITIONAL EXECUTION in Thumb

Syntax: IT {x{y{z}} } cond

- cond specifies the condition for the **first** instruction in the IT block
- x specifies the condition switch for the **second** instruction in the IT block
- y specifies the condition switch for the **third** instruction in the IT block
- z specifies the condition switch for the **fourth** instruction in the IT block

The structure of the IT instruction is “IF-Then-(Else)” and the syntax is a construct of the two letters T and E:

- IT refers to If-Then (next instruction is conditional)
- ITT refers to If-Then-Then (next 2 instructions are conditional)
- ITE refers to If-Then-Else (next 2 instructions are conditional)
- ITTE refers to If-Then-Then-Else (next 3 instructions are conditional)
- ITTEE refers to If-Then-Then-Else-Else (next 4 instructions are conditional)

Condition Code		Opposite	
Code	Meaning	Code	Meaning
EQ	Equal	NE	Not Equal
HS (or CS)	Unsigned higher or same (or carry set)	LO (or CC)	Unsigned lower (or carry clear)
MI	Negative	PL	Positive or Zero
VS	Signed Overflow	VC	No Signed Overflow
HI	Unsigned Higher	LS	Unsigned Lower or Same
GE	Signed Greater Than or Equal	LT	Signed Less Than
GT	Signed Greater Than	LE	Signed Less Than or Equal
AL (or omitted)	Always Executed	There is no opposite to AL	

ARM ASM BRANCHES

Branches (aka Jumps) allow us to jump to another code segment.
This is useful when we need to skip (or repeat) blocks of codes or jump to a specific function.

B / BX / BLX

There are three types of branching instructions:

- Branch (**B**)
 - Simple jump to a function
- Branch link (**BL**)
 - Saves (PC+4) in LR and jumps to function
- Branch exchange (**BX**) and Branch link exchange (**BLX**)
 - Same as B/BL + exchange instruction set (ARM <-> Thumb)
 - Needs a register as first operand: BX/BLX reg

BX/BLX is used to exchange the instruction set from ARM to Thumb.



ARM ASM CONDITIONAL and UNCONDITIONAL BRANCHES


Branches can also be executed conditionally and used for branching to a function if a specific condition is met. Let's look at a very simple example of a conditional branch suing BEQ. This piece of assembly does nothing interesting other than moving values into registers and branching to another function if a register is equal to a specified value.

```
.text
.global _start

_start:
    mov r0, #2
    mov r1, #2
    add r0, r0, r1
    cmp r0, #4
    beq func1
    add r1, #5
    b func2

func1:
    mov r1, r0
    bx lr

func2:
    mov r0, r1
    bx lr
```



Functions

Branches and Subroutines



Br a n c h e s

BRANCH (B)

SYNTAX

b[cond] label
b label

loop:

```
    cmp r0, #4
    beq end
    add r0, r0, #1
    b loop
```

bx lr

BRANCH & EXCHANGE (BX)

SYNTAX

bx[cond] Rm
bx Rm

Thumb

```
add r2, pc, #1
bx r2
add r1, r1
```



Branches

BRANCH & LINK (BL)

SYNTAX

bl[cond] label
bl label

LR <- PC
LR = 0x10060

```
0x10054: mov r0, #2  
0x10058: mov r1, #4  
0x1005c: bl func1  
0x10060: mov r2, #3
```

0x10064: add r0, r1
0x10068: bx lr

BRANCH & LINK & EXCHANGE (BLX)

SYNTAX

blx[cond] Rm
blx Rm
blx label

LR <- PC
LR = 0x10060


```
0x10054: mov r2, #2  
0x10058: mov r1, #4  
0x1005c: blx func1  
0x10060: mov r2, #3
```

0x10065: add r0, r1
0x10067: bx lr

Thumb



The Stack




azeria-labs.com

As a summary of different Stack implementations we can use the following table which describes which Store Multiple/Load Multiple instructions are used in different cases.

Stack Type	Store	Load
Full descending	STMFD (STMDB, Decrement Before)	LDMFD (LDM, Increment after)
Full ascending	STMFA (STMIB, Increment Before)	LDMFA (LDMDA, Decrement After)
Empty descending	STMED (STMDA, Decrement After)	LDMED (LDMIB, Increment Before)
Empty ascending	STMEA (STM, Increment after)	LDMEA (LDMDB, Decrement Before)

No n-Leaf Functions - Recursivity



Functions

To understand functions in ARM we first need to get familiar with the structural parts of a function, which are:

1. Prologue sets up the environment for the function;
2. Body implements the function's logic and stores result to R0;
3. Epilogue restores the state so that the program can resume from where it left off before calling the function.

Another key point to know about the functions is their types: **leaf** and **non-leaf**. The **leaf** function is a kind of a function which **does not call/branch to** another function from itself. A **non-leaf function** is a kind of a function which in addition to its own logic's **does call/branch to another function**. The implementation of these two kind of functions are similar. However, they have some differences.



Functions

The screenshot shows a web-based C compiler interface. At the top, there's a navigation bar with links for Apps, Bookmarks, Mozilla Firefox, Oracle / Sun, Java / Android / O..., Java / Kotlin / And..., Python, and JavaScript. Below the navigation bar is a toolbar with buttons for Run (green), Debug (blue), Stop (red), Share (orange), Save (light blue), Beautify (cyan), and a download icon (blue). The main area is a code editor titled "main.c". It contains the following C code:

```
5 // Code, Compile, Run and Debug C program online.
6
7 ****
8
9 /* azeria@labs:~$ gcc func.c -o func && gdb func */
10 int main() {
11     int res = 0;
12     int a = 1;
13     int b = 2;
14     res = max(a, b);
15     return res;
16 }
17
18 int max(int a,int b) {
19     do_nothing();
20     if(a<b) {
21         return b;
22     } else {
23         return a;
24     }
25 }
26
27 int do_nothing() {
28     return 0;
29 }
```

Below the code editor, there are two input fields: "Command line arguments:" and "Standard Input:". Under "Standard Input:", there are two options: "Interactive Console" (radio button checked) and "Text".

Functions

```
azm.azerialabs.com

Apps Bookmarks Mozilla Firefox Oracle / Sun Java / Android / O... Java / Kotlin / And... Python JavaScript - Node... Objective-C / Swift Cloud (AWS EC2 I... REST IoT / E

1 /* azeria@labs:~$ as func.s -o func.o && gcc func.o -o func && gdb func */
2
3 .global main
4 main:
5     /* F1.1 PROLOGUE of a non-leaf function -> func1 or main */
6     push {r11, lr}      @ Start of the prologue. Saving Frame Pointer and LR onto the stack
7     add r11, sp, #0     @ Setting up the bottom of the stack frame
8     sub sp, sp, #16    @ End of the prologue. Allocating some buffer on the stack
9
10    /* F1.2 BODY of a non-leaf function -> func1 or main */
11    mov r0, #1          @ setting up local variables (a=1). This also serves as setting up the first parameter for the max function
12    mov r1, #2          @ setting up local variables (b=2). This also serves as setting up the second parameter for the max function
13    bl max             @ Calling/branching to function max
14
15    /* F1.3 EPILOGUE of a non-leaf function -> func1 or main */
16    sub sp, r11, #0     @ Start of the epilogue. Readjusting the Stack Pointer
17    pop {r11, pc}       @ End of the epilogue. Restoring Frame pointer from the stack, jumping to previously saved LR via direct load into PC
18
19 max:
20     /* F2.1 PROLOGUE of a non-leaf function -> func2 or max */
21     push {r11}          @ Start of the prologue. Saving Frame Pointer onto the stack
22     add r11, sp, #0     @ Setting up the bottom of the stack frame
23     sub sp, sp, #12    @ End of the prologue. Allocating some buffer on the stack
24
25     /* F2.2 BODY of a non-leaf function -> func2 or max */
26     cmp r0, r1          @ Implementation of if(a<b)
27     movlt r0, r1         @ if r0 was lower than r1, store r1 into r0
28
29     /* F2.2 EPILOGUE of a non-leaf function -> func2 or max */
30     add sp, r11, #0     @ Start of the epilogue. Readjusting the Stack Pointer
31     pop {r11}           @ restoring frame pointer
32     bx lr              @ End of the epilogue. Jumping back to main via LR register
33
```


Functions

```
/* azeria@labs:~$ as func.s -o func.o && gcc func.o -o func && gdb func */\n\n.global main\nmain:\n    /* F1.1 PROLOGUE of a non-leaf function – func1 or main */\n    push {r11, lr} /* Start of the prologue. Saving Frame Pointer and LR onto the stack */\n    add r11, sp, #0 /* Setting up the bottom of the stack frame */\n    sub sp, sp, #16 /* End of the prologue. Allocating some buffer on the stack */\n\n    /* F1.2 BODY of a non-leaf function – func1 or main */\n    mov r0, #1/* setting up local variables (a=1). This also serves as setting up the first parameter for the max function */\n    mov r1, #2/* setting up local variables (b=2). This also serves as setting up the second parameter for the max function */\n    bl max /* Calling/branching to function max */\n\n    /* F1.3 EPILOGUE of a non-leaf function – func1 or main */\n    sub sp, r11, #0 /* Start of the epilogue. Readjusting the Stack Pointer */\n    /* End of the epilogue. Restoring Frame pointer from the stack, jumping to previously saved LR via direct load into PC */\n    pop {r11, pc}\n\nmax:\n    /* F2.1 PROLOGUE of a non-leaf function – func2 or max */\n    push {r11} /* Start of the prologue. Saving Frame Pointer onto the stack */\n    add r11, sp, #0 /* Setting up the bottom of the stack frame */\n    sub sp, sp, #12 /* End of the prologue. Allocating some buffer on the stack */\n\n    /* F2.2 BODY of a non-leaf function – func2 or max */\n    cmp r0, r1 /* Implementation of if(a<b) */\n    movlt r0, r1 /* if r0 was lower than r1, store r1 into r0 */\n\n    /* F2.2 EPILOGUE of a non-leaf function – func2 or max */\n    add sp, r11, #0 /* Start of the epilogue. Readjusting the Stack Pointer */\n    pop {r11} /* restoring frame pointer */\n    bx lr /* End of the epilogue. Jumping back to main via LR register */
```





Functions

```
/* azeria@labs:~$ as func2.s -o func2.o && gcc func2.o -o func2 && gdb func2 */\n\n.global main\nmain:\n    /* FM.1 PROLOGUE of a non-leaf function – main */\n    push {r11, lr} /* Start of the prologue. Saving Frame Pointer and LR onto the stack */\n    add r11, sp, #0 /* Setting up the bottom of the stack frame */\n    sub sp, sp, #16 /* End of the prologue. Allocating some buffer on the stack */\n\n    /* FM.2 BODY of a non-leaf function – main */\n    mov r0, #1 /* setting up local variables (a=1). This also serves as setting up the first parameter for the max function */\n    mov r1, #2 /* setting up local variables (b=2). This also serves as setting up the second parameter for the max function */\n    bl func1    /* Calling/branching to function max */\n\n    /* FM.3 EPILOGUE of a non-leaf function – main */\n    sub sp, r11, #0 /* Start of the epilogue. Readjusting the Stack Pointer */\n    /* End of the epilogue. Restoring Frame pointer from the stack, jumping to previously saved LR via direct load into PC */\n    pop {r11, pc}\n\nfunc1:\n    /* F1.1 PROLOGUE of a non-leaf function – func1 */\n    push {r11, lr} /* Start of the prologue. Saving Frame Pointer and LR onto the stack */\n    add r11, sp, #0 /* Setting up the bottom of the stack frame */\n    sub sp, sp, #16 /* End of the prologue. Allocating some buffer on the stack */\n\n    /* F1.2 BODY of a non-leaf function – func1 */\n    mov r0, #3 /* setting up local variables (a=3). This also serves as setting up the first parameter for the max function */\n    mov r1, #4 /* setting up local variables (b=4). This also serves as setting up the second parameter for the max function */\n    bl func2    /* Calling/branching to function max */\n\n    /* F1.3 EPILOGUE of a non-leaf function – func1 or main */\n    sub sp, r11, #0 /* Start of the epilogue. Readjusting the Stack Pointer */\n    /* End of the epilogue. Restoring Frame pointer from the stack, jumping to previously saved LR via direct load into PC */\n    pop {r11, pc}\n\nfunc2:\n    /* F2.1 PROLOGUE of a non-leaf function – func2 */\n    push {r11} /* Start of the prologue. Saving Frame Pointer onto the stack */\n    add r11, sp, #0 /* Setting up the bottom of the stack frame */\n    sub sp, sp, #12 /* End of the prologue. Allocating some buffer on the stack */\n\n    /* F2.2 BODY of a non-leaf function – func2 – do nothing*/\n\n    /* F2.2 EPILOGUE of a non-leaf function – func2 */\n    add sp, r11, #0 /* Start of the epilogue. Readjusting the Stack Pointer */\n    pop {r11} /* restoring frame pointer */\n    bx lr /* End of the epilogue. Jumping back to main via LR register */
```





Functions



REGISTERS

R0	R1	R11	LR



Functions



REGISTERS



R0	R1	R11	LR
		0x00000000	

Functions





REGISTERS			
R0	R1	R11	LR
		0x00000000	

Functions



REGISTERS			
R0	R1	R11	LR
0x01		0x00000000	

Functions



REGISTERS			
R0	R1	R11	LR
0x01	0x02	0x00000000	

Functions

	Set params r0,r1
0x000008390	bl func1
0x000008394	

	STACK
0x000000F8	
0x000000100	

REGISTERS			
R0	R1	R11	LR
0x01	0x02	0x00000000	


Functions

	Set params r0,r1
0x000008390	bl func1
0x000008394	


	STACK
0x000000F8	
0x000000100	

REGISTERS			
R0	R1	R11	LR
0x01	0x02	0x00000000	


Functions




Functions




Functions





Functions





Functions



Functions




Functions





REGISTERS			
R0	R1	R11	LR
0x01	0x02	0x00000000	0x00008394



push LR on Stack




Functions





Functions






Functions




Functions



STACK
<code>0x000000F8</code>
<code>0x00000000</code>
<code>0x00008394</code>

REGISTERS			
<hr/>			
<code>R0</code>	<code>R1</code>	<code>R11</code>	<code>LR</code>
<code>0x01</code>	<code>0x02</code>	<code>0x00000000</code>	<code>0x00008394</code>


Functions



STACK	
0x000000F8	
0x00000000	
0x00008394	

REGISTERS			
R0	R1	R11	LR
0x01	0x02	0x00000000	0x00008394


Functions



STACK
0x00000000
0x00008394

REGISTERS			
R0	R1	R11	LR
0x01	0x02	0x00000000	0x00008394

Functions



Functions



STACK


0x000000F8
0x000000FC
0x00000100

REGISTERS


R0	R1	R11	LR
0x01	0x02	0x00000100	0x00008394

save Frame Pointer (R11)

Functions



Functions



STACK

0x000000F8
0x000000FC
0x00000000
0x00008394

REGISTERS

R0	R1	R11	LR
0x01	0x02	0x00000100	0x00008394

Functions




STACK


0x000000F8
0x000000FC
0x00000000
0x00008394

REGISTERS


R0	R1	R11	LR
0x03	0x02	0x00000100	0x00008394




Functions




Functions




Functions




Functions



Functions



Functions




STACK

0x000000F8
0x000000FC
0x00000000
0x00000100
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK

0x000000F8
0x000000FC
0x00000000
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK

0x000000F8
0x000000FC
0x00000000
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK
0x000000F8
0x000000FC
0x00000000
0x00008394

REGISTERS			
R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

push R11 on Stack

Functions




STACK	
<code>0x000000F8</code>	<code>0x00000100</code>
<code>0x000000FC</code>	<code>0x00000000</code>
<code>0x00000100</code>	<code>0x00008394</code>

REGISTERS			
R0	R1	R11	LR
<code>0x03</code>	<code>0x04</code>	<code>0x00000100</code>	<code>0x00008564</code>

`push R11 on Stack`

Functions




STACK	
0x000000F8	0x00000100
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS			
R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

push R11 on Stack

Functions




STACK	
0x000000F8	
0x000000100	
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS			
R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

push R11 on Stack

Functions




STACK

0x000000F8	0x00000100
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK

0x000000F8	0x000000100
0x000000FC	0x000000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions



STACK


0x000000F8	0x00000100
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

save Frame Pointer to
register R11

Functions



STACK


0x000000F8	0x00000100
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x000000F8	0x00008564

save Frame Pointer to
register R11

Functions




STACK

0x000000F8	0x00000100
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x000000F8	0x00008564

Functions




STACK

0x000000F8	0x00000100
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x000000F8	0x00008564

Functions




STACK

0x000000F8	0x00000100
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x000000F8	0x00008564

Functions



STACK


0x000000F8	0x00000100
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x000000F8	0x00008564

pop to R11

Functions



STACK


0x000000F8
0x000000FC
0x00000000
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

pop to R11

Functions



STACK


0x000000F8
0x000000FC
0x00000000
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

pop to R11

Functions




STACK

0x000000F8
0x000000FC
0x00000000
0x00000100
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK

0x000000F8
0x000000FC
0x00000000
0x00000100
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK

0x000000F8
0x000000FC
0x00000000
0x00000100
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK

0x000000F8
0x000000FC
0x00000000
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK

0x000000F8	
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK

0x000000F8	
0x000000FC	0x00000000
0x00000100	0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions




STACK

0x000000F8
0x000000FC
0x00000000
0x00000100
0x00008394


REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

Functions



Functions



STACK


0x000000F8
0x000000FC
0x00000000
0x00008394

REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000100	0x00008564

pop into R11

Functions




STACK
0x000000F8
0x000000FC 0x00000000
0x00000100 0x00008394


REGISTERS			
R0	R1	R11	LR
0x03	0x04	0x00000000	0x00008564

pop into R11


Functions




Functions




Functions




Functions



Functions



Functions



STACK

0x000000F8
0x000000FC
0x00000100


REGISTERS

R0	R1	R11	LR
0x03	0x04	0x00000000	0x00008564


pop into PC

PC
0x00008394


Functions




Functions



Functions



Functions



ASM ARM 32

Instructions machine code – instructions encoding

- 0 Data processing immediate shift
- 0 Miscellaneous instructions¹
- 1 Data processing register shift
- 0 Miscellaneous instructions¹
- 1 Multiplies, extra load/stores²
- 0 Data processing immediate
- 1 Undefined instruction
- 1 Move immediate to status register
- 0 Load/store immediate offset
- 0 Load/store register offset
- 0 Undefined instruction
- 0 Undefined instruction
- 0 Load/store multiple
- 1 Undefined instruction
- 1 Branch and branch with link
- 0 Branch and branch with link and change to Thumb
- 1 Coprocessor load/store and double register transfers
- 1 Coprocessor data processing
- 0 Coprocessor register transfers
- 1 Software interrupt
- 0 Undefined instruction

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
cond	0	0	0					opcode		S		Rn		Rd		shift amount		shift	0		Rm														
cond	0	0	0	1	0	x	x	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
cond	0	0	0					opcode		S		Rn		Rd		Rs	0	shift	1		Rm														
cond	0	0	0	1	0	x	x	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
cond	0	0	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
cond	0	0	1					opcode		S		Rn		Rd		rotate		immediate																	
cond	0	0	1	1	0	x	0	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
cond	0	0	1	1	0	R	1	0				Mask		SBO		rotate		immediate																	
cond	0	1	0	P	U	B	W	L			Rn		Rd																						
cond	0	1	1	P	U	B	W	L			Rn		Rd		shift amount	0	shift	1		Rm															
cond	0	1	1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
1	1	1	1	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
cond	1	0	0	P	U	S	W	L			Rn																								
1	1	1	1	1	0	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x					
cond	1	0	1	L																															
1	1	1	1	1	0	1	H																												
cond	1	1	0	P	U	N	W	L			Rn		CRd		cp_num		8-bit offset																		
cond	1	1	1	0				opcode1			CRn		CRd		cp_num	opcode2	0	CRm																	
cond	1	1	1	0	opcode1		L			CRn		Rd		cp_num	opcode2	1	CRm																		
cond	1	1	1	1																															
1	1	1	1	1	1	1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x			

SBO = Should-Be-One

SBZ = Should-Be-Zero

10111101101010
0110101110001011
1010011001010011

ASM ARM 32

Instructions machine code – instructions encoding


- Move status register to register
- Move register to status register
- Branch/exchange instruction set
- Count leading zeros
- Branch and link/exchange instruction set
- Enhanced DSP add/substradds
- Software breakpoint
- Enhanced DSP multiplies

100 100 100 100 11

ASSEMBLY ARM 32 BITS

ARM 32 bits instructions set recap

- Each instruction has 32 bits length / 4 bytes
- All instructions may have conditional execution (default is AL – Always)
- Conditional codes
 - Conditions flags may be set by some instructions using suffix **S** to its names



Code	Suffix	Flags Status	Condition
0000	EQ	Z set	equal
0001	NE	Z clear	not equal
0010	CS/HS	C set	unsigned \geq
0011	CC/LO	C clear	unsigned <
0100	MI	N set	negative
0101	PL	N clear	positive or zero
0110	VS	V set	overflow
0111	VC	V clear	no overflow
1000	HI	C set and Z clear	unsigned >
1001	LS	C clear and Z set	unsigned \leq
1010	GE	N and V the same	signed \geq
1011	LT	N and V differ	signed <
1100	GT	Z clear, N and V the same	signed >
1101	LE	Z set, N and V differ	signed \leq
1110	none/AL	-	always execute
1111	(NV)	-	never/uncond

ASSEMBLY ARM 32 BITS INSTRUCTIONS RECAP

Instructions Types


1. Barrel Shifter instructions
2. Instructions of data processing
 - Moving data
 - ALU – Arithmetical-Logical Unit Instructions
 - Arithmetical – addition, subtraction, multiplication, division
 - Logical
 - Comparison
3. Branch / jump
4. LOAD and STORE with all versions (Simple and Multiple)
5. Software Interrupt Instruction (SWI)
6. CPSR - Current Program Status Register instructions
7. Instructions for constants



ASM ARM

1. Barrel Shifter

- For some instructions which accepts 2 operands, the second operand (if it is register) may be preprocessed by the **barrel shifter before the usage** in the respective instructions



ASM ARM

1. Barrel Shifter (cont.)

- Preprocessing with the Barrel Shifter is done inside the execution cycle of the instruction => preprocessing is useful for loading a constant value into a register and multiplying or dividing of these with a power of 2.
- Barrel Shifter operations.

Name	Description	Synthax	Result	Value y
LSL	Logical Shift Left	x LSL y	$x << y$	#0-31 or register value
LSR	Logical Shift Right	x LSR y	(unsigned) $x >> y$	#1-32 or register value
ASR	Arithmetic Shift Right	x ASR y	(signed) $x >> y$	#1-32 or register value
ROR	ROtate Right	x ROR y	((unsigned)x >>y)	#1-31 or register value
RRX	Rotate Right eXtended	x RRX	(c flag $<< 31$) ((unsigned)x >> 1)	none

- Exemple:

MOV r0, r1, LSL r2



ASM ARM

2. Data processing instructions:

- Data moving

MOV = move – move a 32 bits value (register or immediate value) into register

MOV r1, r8

MVN = move NOT – same as MOV, but with complement of 2 for the 32 bits value

- Arithmetic

ADD – add two values on 32 bits (a register and a second register or a immediate value) and put the result into a register

ADD r0, r1, #0x12

ADC = add with carry – same as ADD, but with setting of the flag C into CPSR register, if the addition result is greater than 32 bits

SUB, SBC = subtract (with carry) – subtraction as the inverse operation of the addition



ASM ARM

2. Data processing instructions (cont)

- Logical

AND = and – logical AND of 32 bits, with saving the result into a register

AND r8, r2, r5

ORR = or – Logical OR

EOR = exclusive OR

BIC = bit clear (and not)

- Comparison

CMP = compare – sets CPSR flags, as result of subtraction between first and second operand

CMP r2, #227

CMN = compare not – same as CMP, but instead subtraction is used the addition



ASM ARM

2. instrucțiuni de procesare a datelor (continuare)

- de comparare (continuare)

TEQ = test equal – set-ează flag-urile din registrul cpsr, ca urmare a operației de “sau exclusiv” logic între cei doi operanzi

TST = test – set-ează flag-urile din registrul cpsr, ca urmare a operației de “și” logic între cei doi operanzi

3. instrucțiuni de înmulțire

- normală

MUL = multiply – înmulțește conținutul a doi registri și pune rezultatul pe 32 biți într-un al treilea registr

MUL r2, r0, r1

MLA = multiply and accumulate – la fel ca MUL, plus adăugarea la rezultat a conținutului unui al patrulea registr



ASM ARM

3. instrucțiuni de înmulțire (continuare)

- long

SMULL = signed multiply long – înmulțește conținutul cu semn a doi registri și pune rezultatul pe 64 biți în alti doi registri

SMULL r5, r6, r2, r9

SMLAL = signed multiply accumulate long – la fel ca SMULL, dar rezultatul este adăugat la (și nu salvat peste) regiștrii destinație

UMULL = unsigned multiply long – la fel ca SMULL, dar fără semn

UMLAL = unsigned multiply accumulate long – la fel ca SMLAL, dar fără semn



ASM ARM

4. instrucțiuni de salt

- permit saltul cu până la 32 MB înainte și 32 MB înapoi în cadrul programului
- alternativ, un salt în cadrul programului se poate face și prin scrierea directă în registrul r15 (pc)
- instrucțiunea **B** face un salt la adresa precizată din cadrul programului
- sintaxă: B <adresă>
- instrucțiunea **BL** (Branch with Link), pe lângă efectuarea saltului, mai și salvează adresa instrucțiunii care urmează imediat după ea (după BL) în registrul r14 (lr) => folosit în apelul de subroutine
- pentru procesoarele ARM cu suport Thumb, instrucțiunea **BX** (Branch and eXchange) copiază conținutul unui registru în registrul r15 (pc) și, în plus, dacă cel mai puțin semnificativ bit din valoarea transferată are valoarea 1, comută procesorul în modul Thumb => permite ramificări către porțiuni de cod Thumb



ASM ARM

4. instrucțiuni de salt (continuare)

- instrucțiunea **BLX** (Branch with Link and eXchange) poate fi apelată în două moduri: primul este echivalentul apelului instrucțiunii BX plus actualizarea registrului r14 (lr); al doilea este echivalentul apelului lui BL plus comutarea procesorului în modul Thumb
- o instrucțiune de încărcare registru poate fi folosită pentru a face un salt oriunde în cadrul întregului spațiu de adrese de 4GB, prin încărcarea reigstrului r15 (pc) cu o valoare pe 32 biți din memorie – se numește “salt lung” (long branch)



ASM ARM

5. instrucțiuni de încărcare-stocare (load-store)

- transferă date între memorie și regiștri procesorului
- trei categorii de instrucțiuni: de transfer cu un singur registru, de transfer cu mai mulți regiștri și de schimb (swap)
- instrucțiuni de transfer cu un singur registru

LDR = LoaD into Register (word) – încarcă un registru cu conținutul pe 32 biți de la o anumită adresă de memorie

LDR r8, [r2]

LDRH = LoaD into Register (Halfword) – la fel ca LDR, dar transferă doar 16 biți

LDRSH = LoaD into Regsiter (Signed Halfword) – la fel ca LDRH, dar cu semn

LDRB = LoaD into Register (Byte) – la fel ca LDR, dar transferă doar 8 biți

LDRSB = LoaD into Register (Signed Byte) – la fel ca LDRB, dar cu semn



ASM ARM

5. instrucțiuni de încărcare-stocare (load-store) (continuare)

- instrucțiuni de transfer cu un singur registru (continuare)
STR = STore from Register (word) – stochează conținutul de 32 biți ai unui registru într-o anumită zonă de memorie
STRB = STore from Register (Byte) – la fel ca STR, dar transferă doar 8 biți
- instrucțiuni de transfer cu mai mulți regiștri
LDM = LoaD into Multiple registers
STM = STore from Multiple registers
- instrucțiuni de schimb
SWP = SWaP – transferă conținutul de 32 biți dintr-o zonă de memorie într-un registru și conținutul de 32 biți ai altui registru în zona de memorie inițială
 - SWP r2, r8, [r1]
SWPB = SWaP (Byte) – la fel cu SWP, dar transferă doar 8 biți



ASM ARM

6. instrucțiune de întrerupere software (SWI)

- generează o excepție de întrerupere software => mecanism al aplicațiilor de a apela rutine ale sistemului de operare => apele sisteme (system calls)
- **SWI** = SoftWare Interrupt
- sintaxă: SWI număr_intrerupere

7. instrucțiuni legate de registrul de stare a programului (program status register)

- **MRS** – copiază conținutul registrului cpsr sau spsr într-un alt registru
- **MSR** – copiază conținutul unui registru sau o valoare imediată în registrul cpsr sau spsr

8. instrucțiuni de încărcare a constantelor

- LDR – LoaD into Register
- ADR – Load _____



ASM ARM

- excepții, Întreruperi și tabela de vectori
 1. când apare o excepție sau îintrerupere, procesorul pune în registrul **pc** o adresă de memorie dintr-un anumit interval, interval numit **tabela de vectori**
 2. elementele din tabela de vectori (cu alte cuvinte, conținutul de la adresele de memorie din intervalul de adrese ce constituie tabela de vectori) sunt instrucțiuni de salt către rutine care tratează fiecare o anumită excepție sau îintrerupere
 3. zona de memorie începând de la adresa 0x00000000 este rezervată (în multipli de 32 biți) pentru tabela de vectori. Pentru unele procesoare, această zonă poate fi optional localizată la o adresă de memorie mai mare, începând de la 0xfffff0000.



ASM ARM

Excepție/Întrerupere	Prescurtare	Adresă	Adresă (optional)
Reset	RESET	0x00000000	0xffff0000
Undefined instruction	UNDEF	0x00000004	0xffff0004
Software interrupt	SWI	0x00000008	0xffff0008
Prefetch abort	PABT	0x0000000c	0xffff000c
Data abort	DABT	0x00000010	0xffff0010
Reserved	-	0x00000014	0xffff0014
Interrupt request	IRQ	0x00000018	0xffff0018
Fast interrupt request	FIQ	0x0000001c	0xffff001c

4. descriere vectori:

- vector **Reset** – conține adresa primei instrucțiuni executate de procesor atunci când acesta este alimentat cu curent electric. Această instrucțiune face un salt către codul de inițializare.
- vector **Undefined instruction** – folosit pentru tratarea situațiilor în care procesorul nu poate decoda o instrucțiune
- vector **Software interrupt** – folosit la apelul instrucțiunii SWI



ASM ARM


4. descriere vectori (continuare):

- vector **Prefetch abort** – folosit când procesorul încearcă să încarce o instrucțiune de la o adresă la care nu are drepturi de acces
- vector **Data abort** – folosit când o instrucțiune încearcă să acceseze date de la o adresă de memorie la care nu are drepturi de acces
- vector **Interrupt request** – folosit de componente hardware externe, atunci când au nevoie de “atenția” procesorului (asta dacă nu cumva IRQ-urile sunt mascate în registrul **cpsr**)
- vector **Fast interrupt request** – similar cu vectorul **Interrupt request**, dar alocat componentelor hardware care necesită timp de răspuns redus (similar, dacă FIQ-urile nu sunt mascate în registrul **cpsr**)



ASM ARM


- extensii la nucleul procesorului
 1. sunt componente atașate nucleului procesorului cu scopul de a îmbunătăți performanțele, a gestiona diferite resurse sau a furniza funcționalități suplimentare
 2. fiecare familie de procesoare ARM conține aceste extensii în diverse combinații de disponibilitate
 3. extensii:
 - memorie cache și memorie conectată imediat (Tightly Coupled Memory - TCM)
 - memoria cache este un tip de memorie rapidă, plasată între procesor și memoria principală
 - pentru cazul în care execuția codului trebuie să fie deterministică (timpul necesar încărcării și stocării instrucțiunilor și datelor trebuie să fie predictibilă), cum ar fi pentru sisteme de operare în timp real (RTOS), se folosește memorie connectată imediat (TCM)
 - TCM este o memorie de tip SRAM instalată aproape de nucleul procesorului și care garantează numărul de cicluri procesor pentru încărcarea instrucțiunilor și a datelor



ASM ARM

3. extensii (continuare):

- memorie cache și memorie conectată imediat (Tightly Coupled Memory - TCM) (continuare)
 - procesoarele ARM pot conține unul sau ambele tipuri de memorie (cache și TCM)
- management al memoriei
 - nucleul ARM poate avea unul din trei tipuri de management al memoriei: fără extensie (=> fără protecție a memoriei), folosind o unitate de protecție a memoriei (MPU) (=> protecție parțială a memoriei) sau folosind o unitate de management al memoriei (MMU) (=> protecție completă a memoriei)
- coprocesoare
 - extind capabilitățile de procesare ale nucleului prin extinderea setului de instrucțiuni sau prin adăugarea unor registri de configurare
 - când coprocesoarele extind setul de instrucțiuni, aceste noi instrucțiuni sunt procesate în faza **decode** din cadrul pipeline-ului ARM
 - unui nucleu i se pot ataşa unul sau mai multe coprocesoare



2.3 ARM Assembly DEMO | Hands-on

Topic 3: ARM Assembly Intro

<http://thinkingeek.com/2013/01/09/arm-assembler-raspberry-pi-chapter-1/>

Our first program

We have to start with something, so we will start with a ridiculously simple program which does nothing but return an error code.

```
1 /* -- first.s */
2 /* This is a comment */
3 .global main /* 'main' is our entry point and must be global */
4
5 main:           /* This is main */
6     mov r0, #2 /* Put a 2 inside the register r0 */
7     bx lr      /* Return from main */
```

Create a file called `first.s` and write the contents shown above. Save it.

To *assemble* the file type the following command (write what comes after \$).

```
1 $ as -o first.o first.s
```

This will create a `first.o`. Now link this file to get an executable.

```
1 $ gcc -o first first.o
```

If everything goes as expected you will get a `first` file. This is your program. Run it.

```
1 $ ./first
```

It should do nothing. Yes, it is a bit disappointing, but it actually does something. Get its error code this time.

```
1 $ ./first ; echo $?
```

2.3 ARM Assembly DEMO | DBG Hands-on

Topic 3: ARM Assembly Intro

<https://azeria-labs.com/writing-arm-assembly-part-1/>

<http://thinkingeek.com/2013/01/09/arm-assembler-raspberry-pi-chapter-1/>

```
pi@raspberrypi:~/asm $ gdb write2
```

```
gef> break _start
```

```
Breakpoint 1 at 0x10074
```

```
gef> run
```

```
Breakpoint 1, 0x00010074 in _start () .....[ registers ]....  
$r0 : 0x00000000  
$r1 : 0x00000000  
$r2 : 0x00000000  
$r3 : 0x00000000  
$r4 : 0x00000000  
$r5 : 0x00000000  
$r6 : 0x00000000  
$r7 : 0x00000000  
$r8 : 0x00000000  
$r9 : 0x00000000  
$r10: 0x00000000  
$r11: 0x00000000  
$r12: 0x00000000  
$sp : 0xbefff3b0 -> 0x00000001  
$lr : 0x00000000  
$pc : 0x00010074 -> < start+0> mov r0, #1  
$cpsr : [thumb fast interrupt overflow carry zero negative]  
.....[ stack ]....  
0xbefff3b0+0x00: 0x00000001 <- $sp  
0xbefff3b4+0x04: 0xbefff51d -> "/home/pi/asm/write2"  
0xbefff3b8+0x08: 0x00000000  
0xbefff3bc+0x0c: 0xbefff531 -> 0x49464e49  
0xbefff3c0+0x10: 0xbefff56b -> "XDG_SESSION_ID=c2"  
0xbefff3c4+0x10: 0xbefff57d -> "SHELL=/bin/bash"  
0xbefff3c8+0x10: 0xbefff58d -> "TERM=xterm"  
0xbefff3cc+0x1c: 0xbefff590 -> 0x49464e49  
.....[ code:armv4 ]....  
0x1005c muleq r2, r4, r0  
0x10060 muleq r2, r4, r0  
0x10064 andeq r0, r0, sp  
0x10068 andeq r0, r0, sp  
0x1006c andeq r0, r0, r6  
0x10070 andeq r0, r1, r0  
-> 0x10074 < start+0> mov r0, #1  
0x10078 < start+4> ldr r1, [pc, #16] ; 0x10090 <addr_of_string>  
0x1007c < start+8> mov r2, #15  
0x10080 < start+12> mov r7, #4  
0x10084 < start+16> svc 0x00000000  
0x10088 < exit+0> mov r7, #1  
.....[ threads ]....  
[#0] Id 1, Name: "write2", stopped, reason: BREAKPOINT  
[#0] 0x10074->Name: _start()
```

GDB/GEF COMMAND	DESCRIPTION	EXAMPLE
break	set breakpoint at address or function label	break *<address> break <label>
nexti / stepi	next x instructions step into x instructions	nexti 5 stepi 5
continue	continue to next BreakPoint cont & ignore BP x times	c continue 3
info registers	show current register state	i r info registers
info break	show breakpoints	i b info break
del 1	delete 1st breakpoint	del 1 delete 1-3
info proc map	show process memory map	x/<count><Format><unit>
disassemble	disassemble function	Format Unit x (hex) b (bytes) d (decimal) h (half words) i (instruction) w (words) t (binary, two) g (giant words) o (octal) u (unsigned) s (string) c (character)
vmmmap	show proc map including RWX attributes in mapped pages	
checksec	Inspect compiler level protections like NX	
x/4xw \$pc	Display memory contents in various formats	

Format	Unit
x (hex)	b (bytes)
d (decimal)	h (half words)
i (instruction)	w (words)
t (binary, two)	g (giant words)
o (octal)	
u (unsigned)	
s (string)	
c (character)	

2.4 Embedded OS DEMO | Hands-on

Topic 4: ASM ARM 32bits Boot-loader and OS

<https://singpolyma.net/category/singpolyma-kernel/>
<https://github.com/singpolyma/singpolyma-kernel>

Section Conclusions

IoT Clouds

IoT Devices Programming

OS and Embedded

ASM ARM

Security Issues Summary
for easy sharing



Share knowledge, Empowering Minds – JC – iSE-eSE / CBOR – COSE

IoT Security Issues

<https://www.sics.se/sites/default/files/pub/goranselander.pdf> |

<http://www.slideshare.net/Eurotechchannel/iot-security-elements> |

<https://randomoracle.wordpress.com/2014/05/> |

<http://www.chyp.com/wp-content/uploads/2015/01/HCE-and-SIM-Secure-Element.pdf>

<https://www.youtube.com/watch?v=2chkU62J6iY> |


<http://docplayer.net/15874677-Embedded-java-secure-element-for-high-security-in-iot-systems.html>

Block-chain – discussed into Mobile Security lecture

3.1 Java Card Security

JC Form Factors: Copyright Oracle

Java Card runs across on secure chip form factors



Removable Secure Element
standalone secure microcontroller
plugged into host device



Embedded Secure Element
separate chip
soldered in host device

Integrated Secure Element
part of the design of a chip

3.1 Java Card Security

Securing the IoT Edge with Java Card



Nicolas Ponsini (nicolas.ponsini@oracle.com)

Security Solutions Architect

Worldwide Java Business Development

Calinel Pasteanu (calinel.pasteanu@oracle.com)

Senior Director - Java Card Development

October 2nd , 2017

JavaYourNext
(Cloud)



Copyright © 2017, Oracle and/or its affiliates. All rights reserved. |

2

J1 – Java One presentation: Copyright Oracle

Program Agenda

- 1 ➤ IoT and the device edge security
- 2 ➤ "Edge" Security Solutions landscape
- 3 ➤ Java Card unifies device edge security solutions

Our new world

Connected

4+
BILLION
connected people



20+
BILLION
connected devices



40+
ZETTABYTES
data



To be secured

25%
ATTACKS
will involve IoT




\$550+
MILLION
IoT security spending



\$300
BILLION
Losses due to cyber-attacks



Typical IoT Architecture overview



Complex design/ Numerous interfaces / many people involved

Attack surface is very large

High Attacks and Risks



**BlackEnergy trojan strikes again: Attacks
Ukrainian electric power industry**



150,000 IoT Devices behind the 1Tbps DDoS attack on
OVH




GCHQ intervenes to prevent catastrophically insecure UK smart meter plan

**THE FBI WARNS THAT CAR
HACKING IS A REAL RISK**




Healthcare sector warned to be alert for
hack attacks of networks and devices

Security at the Device Edge: the Foundation



Big data is only as good as the “small” data that it’s built on

Security at the edge: example



Alarm component vulnerabilities weaken the system

- False positive alarms
- Physical security breach
- Damage to equipment / industrial accident
- Plant shutdown

IoT Security Challenges

[...] We prefer our software full of features and inexpensive, at the expense of security and reliability. [...] The industry is filled with market failures that, until now, have been largely ignorable.

As computers continue to permeate our homes, cars, businesses, these market failures will no longer be tolerable. [...]


Microsoft, Apple, and Google spend a lot of time testing their code before it's released, and quickly patch vulnerabilities when they're discovered. Those companies can support large, dedicated teams because those companies make a huge amount of money, either directly or indirectly, from their software —and, in part, compete on its security.

Unfortunately, this isn't true of embedded systems like digital video recorders or home routers. Those systems are sold at a much lower margin, and are often built by offshore third parties. The companies involved simply don't have the expertise to make them secure. [...]

Bruce Schneier
New York Magazine
January 27, 2017



Canonical IoT Security services at the Device Edge




Program Agenda

- 1 ➤ IoT and the device edge security
- 2 ➤ "Edge" Security Solutions landscape
- 3 ➤ Java Card unifies device edge security solutions

Roots of Trust & Hardware Security


1. Security relies on Trust
2. Trust implies to:
 - Reduce the scope of what needs to be protected
 - Factorize sensitive assets and operations
 - Assurance Level & Certification
3. Initial sources of Trust are Roots of Trust
 - Inherently trusted
 - Implemented in hardware or protected by hardware
4. Higher layers trust lower layers



Device Edge Security solutions



Diverse edge security form factors and technologies



Evolving context

- Embedded UICC and remote provisioning
- Integrated architectures


Edge Security technologies : Software & Security

- As good as the Operating System Security
- Operating System / Hypervisor
 - Process isolation
 - Secure configurations
 - Rights management (i.e Root vs users)
 - Network management
- Obfuscation
 - Code and data
 - White box cryptography
- Encryption
 - Sensitive data
 - Between interfaces




Software

Edge Security technologies : Trusted Execution Environment (TEE)




Trusted
Execution
Engine


- Two execution modes of the application processor (e.g ARM TrustZone on Cortex)
 - Regular OS runs in the Normal World
 - TEE runs in the Secure World with more privileges
- Secure world can be extended to peripherals to build secure sub systems
 - e.g with cryptographic accelerators
- TEE is protected against software attacks
 - No or poor tamper resistance against hardware attacks




Edge Security technologies : Secure Element (SE)




- Tamper Resistance to manage and execute sensitive data:
 - in unprotected environment
 - with non trusted users
- Certified EAL4+ EAL7+






Extract from Eurosmart Security IC
Platform Protection Profile






Secure Element

Secure Element: Form Factor evolutions

Removable SE		One Platform (HW+OS)	
Embedded SE		One Platform (HW+OS) Shared among different actors	
Integrated SE		One Hardware Shared among different actors	

Edge Security technologies : TPM

- Trusted Platform Module
 - is an embedded Secure Element
 - Hosting a static library i.e no OS runtime with applications withinit
- Comes from PCworld
- Mainly dedicated to device attestation
 - Attest to a third party the software running within the device isgenuine



Device Attestation


Edge Security technologies for Mobile & IoT - Comparative

Certification Level	Applications Deployment	cost	Flash Memory Processing	Platform Resources Access	Typical/Potential Use Cases
 SW	+ Pre & Post issuance	+	SoC	Everything	Application isolation
 TEE	++ Pre & Post issuance Depends on framework	+	~256Kb-2+Mb ~128Kb - 2+Mb ~200Mhz 1+Ghz	Everything	fingerprint authentication / IoT security/ ...
 TPM	+++ One unique pre-issued application	++	~64Kb ~4Kb ~20Mhz	Confined to Microcontroller	Device attestation / IoT security
 SE	++++ Pre & Post issuance Depends on framework	+++	~64-512Kb ~3-12Kb ~20Mhz	Confined to Microcontroller	SIM / Payment / ID / Transportation
 iSE	+++ Pre & Post issuance Depends on framework	+	~64-512+Kb ~3-12+Kb ~200Mhz	Dedicated but the Flash shared with SoC. Could evolve.	SIM / Payment / ID / Transportation / IoT security




Integrated Connectivity & Security: the next big thing ?

- ✓ Reduce BOM
- ✓ Reduce Complexity for the OEM
- ✓ Reduce Power consumption
- ✓ Propose built-in security services
 - UICC
 - device attestation
 - secure provisioning



Secure Hardware integration: brainteaser



- **Integration of HW security by OEMs is:**
 - Non Standard
 - Non Compatible
 - Mostly focusing on one use case only
- **Device Edge Security Service providers face:**
 - Fragmentation
 - Increased cost (e.g SIM + TPM)
 - Diverse deployment and management models

Program Agenda

- 1 ➤ IoT and the device edge security
- 2 ➤ "Edge" Security Solutions landscape
- 3 ➤ Java Card unifies device edge security solutions

Java Card Momentum

Trusted & Mature

20 years in 2017, 55+ licensees

Evolving platform

v3.0.5 issued in June 2015

Unprecedented volumes

25+ Billions shipped overall

Today's volumes

6+ Billions shipped every year


Volumes continue to grow

+10%




Development Lifecycle and Certification

- Open Platform
- Optimized Certification Cost
- Multi-Services, Multi-Tenants
- Secure content management
- Aligned with standards




Java Card as Unified Security Framework



- **Scalable Architecture for embedded security**
 - Certifiable platform can be applied across secure segments
 - Small footprint enables any form factor
- **Standards based implementation and certification**
 - Public specifications (Oracle, GP, ETSI) and verifiable compatibility
 - Certified protection profile as standard input for product security targets
- **Proven, extensible and Manageable platform**
 - Wider range of available solutions, tools and expertise
 - Ability to deploy and manage applications from different providers in the value chain (chip maker, OEM, MNO, SSP, user)
- **Content portability across hardware form Factors**
 - Service development / deployment is abstracted from the target HW
 - Easy Migration path for existing applications : eUICC and Payment
 - Hardware choice becomes a factor of commercial and security requirements

Enabling Security with the JavaCard Platform



Reminder ...

Device Lifecycle management
Deploy/maintain/upgrade application security policy
Monitoring and behavioral analysis



Security Policy Enforcement



Device Integrity

Device Identity, Integrity,
Secure provisioning
Secure application activation and upgrade



Secure Network Connectivity

Securely manage network authentication
Provisioning and Remote management of profiles
Configure network and subscription parameters

Manage device identity, activation and authentication
Server authentication
Authorizations

Authentication to IoT Services



Trusted Peripherals




Data encryption and secure storage
Out-of-band communication channel
Secure channel with peripherals e.g (fingerprint)

Secure Network Connectivity

A cornerstone for IoT security

USE CASES

- Securely manage network authentication
 - Network Access Application for 3G/4G/5G cellular networks or LPWAN (LoRa, Sigfox, NB-IoT)
- Provisioning and Remote management of profiles
 - Initial subscription, Renewal, Migration
 - Manage several profiles (virtual SIM)
- Configure network and subscription parameters
 - Select subscription based on network availability
 - Manage Quality of Service
 - Optimize cost depending on usage (data, voice, Fcy, ...)




Authentication to IoT Services

USE CASES


- Manage device identity, activation and authentication
 - Identity provisioning
 - Secure on-boarding and activation process
- Server authentication
 - Certificate chain verification, management of root certificates
- Authorizations
 - Generate and sign authorization requests to enforce origin
- Secure storage of credentials
 - Enforce integrity/confidentiality of sensitive data (keys, security policies, access control rules and permissions, configuration, ...)
- Cloud Security
 - HSM to securely manage credentials (isolation, tamper resistance, compliance with regulatory standards, ...)

Securing authentication and communication to Cloud Services




Authentication to
IoT Services

TLSexample



TLSis securing the
Tube



Not the edges of it

**TLS Server Authentication is
MANDATORY**



TLS Secure Channel is built on the client Edge

**TLS Client Authentication is
OPTIONAL**

TLS


OAuth2

...

May 100% rely on Server Authentication

Authentication to IoT Services

TLSexample



TLSexample – Certificate Chain verification

```
/* Certificate Chain is certA (containing pubKeyA)
   signed by certB (containing pubKeyB)
   signed by certRoot (containing pubKRoot) */

// allocate a certificate parser for X509 format
CertificateParser = CertificateParser.getInstance(TYPE_X509_V3_DER);
// allocate a certificate handler in charge of processing parsed fields
CertHandler fieldsHandler = new CertHandler();

// one way
X509Certificate certA = (X509Certificate)parser.buildCert(dataA, offA, lenA, fieldsHandler, null);
X509Certificate certB = (X509Certificate)parser.buildCert(dataB, offB, lenB, fieldsHandler, null);
PublicKey pubKB = certB.getPublicKey();

certA.verify(pubKB);
certB.verify(pubKRoot);

// or the other
X509Certificate certB = (X509Certificate)parser.buildCert(dataB, offB, lenB, certHandler, pubKRoot);
PublicKey pubKB = certB.getPublicKey();
X509Certificate certA = (X509Certificate)parser.buildCert(dataB, offB, lenB, fieldsHandler, pubKB);
```

TLSexample – Certificate Chain verification

```
• private class CertHandler implements FieldHandler, ExtensionHandler {  
•     @Override  
•     public boolean onField(short fieldID, byte[] value) {  
•         switch (fieldID) {  
•             case X509Certificate.FIELD_ISSUER:  
•                 // Check issuer name  
•                 break;  
•             case X509Certificate.FIELD_SUBJECT:  
•                 // check the certificate subject  
•                 break;  
•             case X509Certificate.FIELD_NOT_AFTER:  
•                 // check the expiration time  
•                 break;  
•             default:  
•                 // skip other fields  
•             }  
•             // no storage required  
•             return false;  
•     }  
•     @Override  
•     public boolean onExtension(byte[] oid, boolean isCritical, byte[] value) {  
•         if (isCritical) {  
•             // do something with this critical extension  
•         }  
•         // no storage required  
•         return false;  
•     }  
• }
```



TLSSexample – MasterSecret derivation

```
// customize TLS1.2 Derivation Function
private class TLSPParam implements TLSPseudoRandomFunctionSpec {
    public short getScheme() {
        return SCHEME_TLS12;
    }

    public byte[] getSecret() {
        return preMasterSecret;
    }

    public byte[] getSeed() {
        return seedValue;
    }
}

// Derive TLS master secret from a pre master secret
DerivationFunction tlsDerivation =
    (DerivationFunction)DerivationFunctionFactory.getInstance(new TLSPParam());

tlsDerivation.nextBytes(masterSecret, offset, (short)48);
```




Device Integrity

Preventing Tampering of Device software and credentials

USE CASES


- Device Identity, Integrity, authenticity, confidentiality
 - Secure Boot and Root of Trust
 - Code signature verification before execution
 - Measurements and Remote attestations to provide reliable evidence of software or configuration data to a remote entity
 - Detect rollback or replay attacks
 - Protect confidentiality of keys, sensitive data or software
- Secure provisioning
 - Credentials provisioning at manufacturing or activation
 - Manage credentials life-cycle (expiration, renewal, blacklisting...)
- Secure application activation and upgrade
 - Control issuers identities, verifies integrity and authenticity
 - Manage authorizations and activation rights



Device Integrity

Device Attestation

```
// Generate the shared key pair  
KeyPair kp = new KeyPair(pubKey,privKey);  
kp.genKeyPair(new DeterministicKeyParam());  
  
// access the monotonic counter value  
monotonicCounter.getCounterValue(counterValue);  
  
// incrementCounterValue  
monotonicCounter.incrementBy(1);  
  
// Generate the signature for the attestation  
signature.init(privKey,Signature.MODE_SIGN);  
signature.update(measurement, mOff, mLen);  
signature.sign(counterValue, cOff, cLen,  
attestationSignature, aOff);
```




Trusted Peripherals

Creating Security Subsystems around the Secure Element

USE CASES


- Data encryption and secure storage
 - confidentiality, integrity, anti-replay
- Biometric authentication
 - e.g. access to fingerprint reader and verification performed by SE
- Payment and transport applications
 - e.g. access to NFCreader
- Out-of-band communication channel
 - Remotely perform security operations (device location, data wipe, lock/unlock, audit, ...)
- Secure channel with peripherals
 - e.g. authenticity of data coming from a sensor




Trusted Peripherals

Manage Temperature in chemical

```
public class ChemicalApplet extends Applet implements  
MessageListener {  
  
    private ChemicalApplet() {  
        EventSource src = IOService.getInstance(IO_SPI);  
  
        //Register applet as MessageListener for the specified src  
        EventRegistry.getEventRegistry(src).register(this);  
    }  
  
    public static void install(byte[] buf, short ofs, short len)  
throws ISOException {  
    ChemicalApplet app = new ChemicalApplet();  
    app.register(buf,ofs,len);  
}  
  
    @Override  
    public void process(Message message) {  
        ByteBuffer data = message.getBuffer();  
        data.get(temperature);  
    }  
}
```



Java Card for Rapid Deployment of IoT Security




3.2 IoT Multi-Cloud Security – Hackathon 2018 – www.secitc.eu

The challenge for this Software Development Hackathon is to provide a solution into two parts for connecting a device to various IoT Clouds:


- Part 1 – connect a laptop or PC or Dev board (e.g. Raspberry Pi) to all this Internet of Things (IoT) Clouds by using directly the communications protocols (e.g. REST API – HTTP, MQTT, etc.) or the device client libraries (e.g. Java, C/C++, node.js – ECMAScript/JavaScript, Python, etc.):
 - Oracle IoT CS:
<https://cloud.oracle.com/iot> (Get 30 days free:
https://myservices.us.oraclecloud.com/mycloud/signup?language=en&sourceType=_ref_coc-asset-opcPAASIoT)
 - Amazon AWS IoT: <https://aws.amazon.com/iot/>
 - Microsoft Azure IoT: <https://azure.microsoft.com/en-gb/overview/iot/> (Get free account: <https://azure.microsoft.com/en-gb/free/>)
 - IBM Watson IoT: <https://www.ibm.com/internet-of-things> / <https://www.ibm.com/us-en/marketplace/internet-of-things-cloud>
- Part 2 – Try to separate the cryptographic security execution from the host/device client library into Java Card simulator or real Java Card – card / token / element for creating an Java Card applet and host client side (for APDUs exchange) in order to externalize parts of the cryptographic secure algorithms used for signing the registration/authentication messages to the IoT Clouds.

3.2 IoT Multi-Cloud Security





Part 2:
Java Card Applet (e.g. for
processing "RSAwithSHA256"
signature necessary for the device
registration) and APDU commands

Part 1 of Development:
In the laptop / PC / device board (e.g. Raspberry Pi) develop with:
- IoT Clients Libraries (Java, C/C++, Node.js, Python, etc.) OR
- REST/MQTT protocols implementations
to connect to the IoT Clouds (Oracle, Amazon, Microsoft, IBM, others)



3.2 IoT Multi-Cloud Security – AWS – Crypto Overview



Starting point for AWS – copyright NXP & AWS:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf> | <https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections:A71CH>

3.2. IoT Multi-Cloud Security – AWS – Crypto Overview




Fig 3. Elliptic Curve Digital Signature Algorithm (ECDSA) example




Fig 4. Elliptic Curve Diffie-Hellman Key Exchange (ECDH) example

Starting point for AWS – copyright NXP & AWS:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf> | <https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections:A71CH>

3.2 IoT Multi-Cloud Security – AWS




Fig 5. System overview. Connection between an IoT device(s) and AWS IoT cloud

Starting point for AWS – copyright NXP & AWS:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf> | <https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections:A71CH>

3.2. IoT Multi-Cloud Security – AWS





Fig 6. OEM and AWS cloud credentials



Starting point for AWS – copyright NXP & AWS:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf>

Fig 7. IoT device credentials

<https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections:A71CH>

3.2. IoT Multi-Cloud Security – AWS




Fig 8. Connection between IoT devices and AWS IoT cloud



Fig 9. TLS connection between two IoT devices and AWS IoT cloud

Starting point for AWS – copyright NXP & AWS:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf> | <https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections:A71CH>

3.2. IoT Multi-Cloud Security – AWS connection via TLS




Fig 12. Host SW stack including OpenSSL, A71CH OpenSSL engine and A71CH Host Library





Fig 13. End-to-end connection establishment flow

Starting point for AWS – copyright NXP & AWS:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf> | <https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections:A71CH>

3.2. IoT Multi-Cloud Security – AWS



Starting point for AWS – copyright NXP & AWS:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf> | <https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections:A71CH>

3.2. IoT Multi-Cloud Security – AWS




Fig 11. TLS 1.2 Handshake diagram with ECC

Starting point for AWS – copyright NXP & AWS:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf> | <https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections;A71CH>

3.2. IoT Multi-Cloud Security – Google





Fig 1. Flow diagram of the connection of the A71CH Security IC to Google Cloud.



10. Example of MQTT star architecture.

Starting point for Google – copyright NXP & Google:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf> | <https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections:A71CH>

3.2. IoT Multi-Cloud Security – Google




Fig 8. Structure of the JSON Web Token.




Fig 9. Structure of the JSON Web Token sent over the MQTT bridge.

Starting point for Google – copyright NXP & Google:

<https://www.nxp.com/docs/en/application-note/AN12133.pdf> | <https://www.nxp.com/products/identification-and-security/authentication/plug-and-trust-the-fast-easy-way-to-deploy-secure-iot-connections:A71CH>

3.2. IoT Multi-Cloud Security – Google

IoT device authentication flow to Google Cloud IoT Core






Fig 7. Device authentication with device credentials stored in A71CH



3.2. IoT Multi-Cloud Security – IBM Watson



3.2. Q&A | IoT Multi-Cloud Security – Hackathon Learned Lessons – www.secitc.eu

- In the hackathon were 5 teams of 2 or 3 => 4 projects submitted in 48 hours
- Each team split with one resource on the JavaCard and one to the IoT Cloud connection
- The hardware platform is MANDATORY (e.g. NXP A71CH), because the SelTC.eu hackathon had NOT the hardware access and the RSA 2048 is NOT provided by JC 3.0.5u3 (there is NO implementation)
- Different IoT Cloud vendors are using various different crypto algorithms (e.g. Oracle is using RSA2048WithSHA256 vs. AWS ECDSA)
- NXP A71CH is not containing info for connecting to the IoT Oracle, but to AWS, Google, IBM
- Standardization of the IoT Host MCU to the JC Secure Element via:
 - Concise Binary Object Representation (CBOR) - <https://tools.ietf.org/html/rfc7049>
 - CBOR Object Signing and Encryption (COSE) - <https://tools.ietf.org/html/rfc8152>
- Performance on different HW platforms are important (e.g. NIST paper):


$B_8 F_{32}, 2^{128}$ Security level (equivalent to ECC P256)

Platform	Clock MHz	WalnutDSA			ECDSA			Gain (Time)
		ROM	RAM	Time	ROM	RAM	Time	
MSP430	8	3244	236	46	20-30K	2-5K	1000-3000	21-63x
8051	24.5	3370	312	35.3				
ARM M3	48	2952	272	5.7	7168	540	233	40.8x
FPGA	50			0.05			2.08	41.6x


3.2. Q&A | IoT Multi-Cloud Security – NXP HW



Physical demo system setup



A71CH block diagram



3.2. Q&A | IoT Multi-Cloud Security – NXP HW




Fig 7. A71CH Configure tool installed on Development PC. Example using iMX6UltraLite.




Fig 9. A71CH Configure tool installed on Development PC. Example using a Kinetis board.

3.2 Security CBOR

For example, assume an encoder wants to represent the abstract array [1, [2, 3], [4, 5]]. The definite-length encoding would be 0x8301820203820405:

```
83      -- Array of length 3
    01      -- 1
    82      -- Array of length 2
        02      -- 2
        03      -- 3
    82      -- Array of length 2
        04      -- 4
        05      -- 5
```

Indefinite-length encoding could be applied independently to each of the three arrays encoded in this data item, as required, leading to representations such as:

```
0x9f018202039f0405ffff
9F      -- Start indefinite-length array
    01      -- 1
    82      -- Array of length 2
        02      -- 2
        03      -- 3
    9F      -- Start indefinite-length array
        04      -- 4
        05      -- 5
        FF      -- "break" (inner array)
    FF      -- "break" (outer array)
```

```
0x9f01820203820405ff
9F      -- Start indefinite-length array
    01      -- 1
    82      -- Array of length 2
        02      -- 2
        03      -- 3
    82      -- Array of length 2
        04      -- 4
        05      -- 5
    FF      -- "break"
```

Concise Binary Object Representation (CBOR):

<http://cbor.io/spec.html>

<https://tools.ietf.org/html/rfc7049>

<https://tools.ietf.org/pdf/rfc7049.pdf>

3.2 Security COSE

CBOR Object Signing and Encryption (COSE):

<https://tools.ietf.org/html/rfc8152>

<https://tools.ietf.org/pdf/rfc8152.pdf>

4. When a COSE object is carried as a CoAP payload, the CoAP Content-Format Option can be used to identify the message content. The CoAP Content-Format values can be found in Table 26. The CBOR tag for the message structure is not required as each security message is uniquely identified.

CBOR Tag	cose-type	Data Item	Semantics
98	cose-sign	COSE_Sign	COSE Signed Data Object
18	cose-sign1	COSE_Sign1	COSE Single Signer Data Object
96	cose-encrypt	COSE_Encrypt	COSE Encrypted Data Object
16	cose-encrypt0	COSE_Encrypt0	COSE Single Recipient Encrypted Data Object
97	cose-mac	COSE_Mac	COSE MACed Data Object
17	cose-mac0	COSE_Mac0	COSE Mac w/o Recipients Object

Table 1: COSE Message Identification

Schaad

Standards Track

[Page 9]

RFC 8152

CBOR Object Signing and Encryption (COSE)

July 2017

The following CDDL fragment identifies all of the top messages defined in this document. Separate non-terminals are defined for the tagged and the untagged versions of the messages.

`COSE_Messages = COSE_Untagged_Message / COSE_Tagged_Message`

`COSE_Untagged_Message = COSE_Sign / COSE_Sign1 / COSE_Encrypt / COSE_Encrypt0 / COSE_Mac / COSE_Mac0`

`COSE_Tagged_Message = COSE_Sign_Tagged / COSE_Sign1_Tagged / COSE_Encrypt_Tagged / COSE_Encrypt0_Tagged / COSE_Mac_Tagged / COSE_Mac0_Tagged`



Questions & Answers!

But wait...
There's More!

What about the IoT Security standards?

- » Check out the
IoT, M2M, Blockchain Standards & Specs



Q & A

A large word cloud centered on the word "thank you" in various languages. The word "thank you" is the largest and most prominent word in the center, surrounded by many smaller words representing different languages. The colors of the words vary, creating a vibrant and diverse visual effect.

The word cloud includes the following words:

- danke 謝謝 (German)
- спасибо (Russian)
- спасибо (Mongolian)
- Баярлалаа (Mongolian)
- kiitos dankie (Finnish)
- grace (French)
- hvala (Croatian)
- козонон (Mongolian)
- enkosi (Swahili)
- dankt (Dutch)
- dziekuje (Polish)
- sobodi (Sinhalese)
- dékuji (Czech)
- obrigado (Portuguese)
- sagolini (Malay)
- misi (Filipino)
- idhi madhaba (Bengali)
- তোমাকে ধন্যবাদ (Bengali)
- najis tuke (Indonesian)
- terima kasih (Indonesian)
- 감사합니다 (Korean)
- xie xie (Chinese)
- danke (German)
- merci (French)
- ngiyabonga (Swahili)
- tesekkür ederim (Turkish)
- tack (Swedish)
- dank je (Dutch)
- misaotra (Swahili)
- matondo (Swahili)
- paldies (Latvian)
- grazzi (Italian)
- raibh maith agat (Irish)
- mochchakkeram (Malay)
- дякую (Ukrainian)
- mamnum (Malay)
- shukriya (Arabic)
- mercs (Hungarian)
- apadhi leat (Bengali)
- хвала (Ukrainian)
- asante manana (Swahili)
- obrigada (Portuguese)
- thokkone mualkoze (Bengali)
- merci (French)

2D Barcode URL


www.ism.ase.ro | www.acs.ase.ro | www.dice.ase.ro

Scan the Tag

to get the web

Mobile

Address





Thank you!