-
Notifications
You must be signed in to change notification settings - Fork 127
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Hardware Prefetch for Atom E-Cores #470
Comments
contributors@gundami @Technologicat @justanerd @BugReporterZ @svmlegacy @kocoman1 @jowa2021 @Betaminos @huajian628 @vitaly-zdanevich @rushvoraCan your guys please help to investigate those registers on Hybrid architecture ? |
I tried this.
|
Excellent. |
Hardware Prefetcher
Allows you to enable or disable the MLC streamer prefetcher.
Configuration options: [Disabled] [Enabled]
Adjacent Cache Line Prefetch
Allows you to prefetch adjacent cache lines, reducing the DRAM loading time and improving
the system performance.
Configuration options: [Disabled] [Enabled]
Hardware Prefetcher
If set to Enabled, the hardware prefetcher will prefetch streams of data and instructions
from the main memory to the L2 cache to improve CPU performance. The options are
Disabled and Enabled.
Adjacent Cache Line Prefetch
Select Enabled for the CPU to prefetch both cache lines for 128 bytes as comprised. Select
Disabled for the CPU to prefetch both cache lines for 64 bytes. The options are Disabled
and Enabled.
|
Enable LP [Global]
Enables Logical processor (Software Method to Enable/Disable Logical Processor threads).
Options available: ALL LPs, Single LP. Default setting is ALL LPs.
Hardware Prefetcher Select whether to enable the speculative prefetch unit of the processor.
Options available: Enable, Disable. Default setting is Enable.
L2 RF0 Prefetch Disable Options available: Enable, Disable. Default setting is Disable.
Adjacent Cache Prefetch
When enabled, cache lines are fetched in pairs. When disabled, only the required cache line is fetched.
Options available: Enable, Disable. Default setting is Enable.
DCU Streamer Prefetcher Enable/Disable DCU streamer prefetcher.
Options available: Enable, Disable. Default setting is Enable.
DCU IP Prefetcher
Enable/Disable DCU IP Prefetcher.
Options available: Enable, Disable. Default setting is Enable. |
|
Above is the last commit 0a0daea which adds DCU L1 NLP, a bit of MSR Since commit cc5c327 are added for E-Cores:
Remark: Screenshots above are made from virtualization |
In "Hardware LLC prefetch feature Does it work on Desktop or Mobile processors ? |
Pre-release in progress |
In this Intel whitepaper
357930-001US
we are reading new MSR dedicated to Atom sub-architecture within hybrid processors.LLC Streamer
0x1320
L2 NLP
0x1321
SELECTION
0x1323
Whereas the known MSR
0x1A4
is said to be available for both P-Cores and E-CoresI'll appreciate if one can
rdmsr
the new MSR on E-Core CPU numbers.Next, still on E-Cores, toggle the Enable bit using a
wrmsr ; rdmsr
modification sequence.It would be also interesting to check the specs:
Thanks for helping.
The text was updated successfully, but these errors were encountered: