UNIVERSITY OF TEHRAN

Report for Computer Assignment 4

Latches, flip-flops, and a little beyond

Instructor : Dr. Navabi

Danial Saeedi

Problem 1

Circuit Diagram

The worst-case delay of NAND according to its delays is 4 + 4 = 8ns.

Verilog Code

```verilog
1   `timescale 1ns/1ns
2   module SR_Latch(input S, R , CLK, output Q, Q_bar);
3       wire g,p;
4       nand #8 G1(g,S,CLK);
5       nand #8 G2(p,R,CLK);
6
7       nand #8 G3(Q,g,Q_bar);
8       nand #8 G4(Q_bar,p,Q);
9   endmodule
```

`

Problem 2

Testbench

```
1  `timescale 1ns/1ns
2  module SR_Gated_TB();
3      reg SS, RR;
4      reg cclk=1'b0;
5      wire QQ, QQ_prime;
6
7      SR_Latch CUT1 (SS, RR, cclk, QQ, QQ_prime);
8
9      always #80 cclk=~cclk;
10
11     initial begin
12         #89 SS=1;RR=0;
13         #89 SS=0;RR=1;
14         #89 SS=1;
15         #89 SS=1;RR=0;
16         #89 SS=1;RR=1;
17         #89 SS=0;RR=1;
18         #89 SS=1;RR=1;
19         #89 SS=0;RR=0;
20         #89 $stop;
21     end
22  endmodule
```

`

Problem 3

## Circuit Diagram

Verilog Code

```
1   `timescale 1ns/1ns
2   module D_Latch(input D, clk, output Q, Q_BAR);
3       wire D_BAR;
4
5       not #6 G1(D_BAR,D);
6
7       SR_Latch CUT1(D, D_BAR, clk, Q, Q_BAR);
8   endmodule
```

Testbench

```
1   `timescale 1ns/1ns
2   module D_Latch_TB();
3       reg DD;
4       reg cclk=1;
5       wire QQ,QQ_bar;
6
7       D_Latch CUT1 (DD, cclk, QQ, QQ_bar);
8
9       always #80 cclk=~cclk;
10
11      initial begin
12          #89 DD=1;
13          #89 DD=0;
14          #89 DD=0;
15          #89 DD=1;
16          #89 DD=1;
17          #89 DD=1;
18          #89 DD=0;
19          repeat(20) #89 DD = ~DD;
20          #89 $stop;
21      end
22  endmodule
```

Simulation Result

Problem 4

Circuit Diagram

Verilog Code

```verilog
`timescale 1ns/1ns
module shift_register(input sin,clk, output [7:0] PO);
    wire [8:0] Q;
    wire [8:0] Q_BAR;
    assign Q[8] = sin;
    assign PO[0] = Q[0];
    genvar i;
    generate
    for (i=0;i<8;i=i+1) begin: I0
        D_Latch XX(Q[i+1],clk,Q[i],Q_BAR[i]);
        assign PO[i]=Q[i];
    end
    endgenerate
endmoduleA
```

`

Problem 5

Testbench

```
1   `timescale 1ns/1ns
2   module shift_register_TB();
3       reg ssin;
4       reg cclk = 1'b1;
5       //Primary Output
6       wire [7:0] PPO;
7
8       shift_register CUT1(ssin, cclk, PPO);
9
10      always  #600 ssin=$random;
11      always  #500 cclk=~cclk;
12      initial begin
13          #12000 $stop;
14      end
15  endmodule
```

Simulation Result

As you can see, this circuit **doesn't** work because it has **transparency** issue.

`

Problem 6

Circuit Diagram

Verilog Code

```verilog
1   `timescale 1ns/1ns
2   module DFF_MS(input D, clk, output Q,Q_bar);
3       wire q1,q1_bar,clk_not;
4       D_Latch D1(D,clk,q1,q1_bar);
5
6       not #6 G1(clk_not,clk);
7       D_Latch D2(q1,clk_not,Q,Q_bar);
8   endmodule
```

`

Testbench

```verilog
1  `timescale 1ns/1ns
2  module DFF_MS_TB();
3      reg DD;
4      reg cclk=1'b1;
5      wire QQ,QQ_bar;
6
7      DFF_MS CUT(DD, cclk, QQ, QQ_bar);
8
9      always #100 cclk=~cclk;
10
11     initial begin
12         #150 DD=1;
13         #150 DD=0;
14         #150 DD=0;
15         #150 DD=1;
16         #150 $stop;
17     end
18 endmodule
```

## Simulation Result

`

Problem 7

Verilog Code

```verilog
1  `timescale 1ns/1ns
2  module DFF_MS_RST(input D, clk, rst, output Q,Q_bar);
3      wire D2;
4      assign D2 = D & ~rst;
5
6      DFF_MS CUT(D2, clk, Q);
7  endmodule
```

## Testbench

```verilog
1   `timescale 1ns/1ns
2   module DFF_MS_RST_TB();
3       reg DD;
4       reg cclk=1'b1;
5       reg reset = 1'b0;
6       wire QQ,QQ_bar;
7
8       DFF_MS_RST CUT(DD, cclk, reset, QQ, QQ_bar);
9
10      always #100 cclk=~cclk;
11
12      initial begin
13          #150 DD=1;
14          #150 DD=0;
15          #150 DD=1; reset = 1;
16          #150 DD=1;
17          #150 DD=1; reset = 0;
18          #150 $stop;
19      end
20  endmodule
```

`

Simulation Result

Problem 8

Circuit Diagram

Verilog Code

```verilog
1   `timescale 1ns/1ns
2   module shift_register2(input sin,clk,rst, output [7:0] PO);
3       wire [8:0] Q;
4       wire [8:0] Q_BAR;
5       assign Q[8] = sin;
6       assign PO[0] = Q[0];
7       genvar i;
8       generate
9       for (i=0;i<8;i=i+1) begin: I0
10          DFF_MS_RST XX(Q[i+1],clk, rst ,Q[i],Q_BAR[i]);
11          assign PO[i]=Q[i];
12      end
13      endgenerate
14  endmodule
```

`

Testbench

```
1   `timescale 1ns/1ns
2   module shift_register2_TB();
3       reg ssin;
4       reg cclk = 1'b1;
5       reg reset = 1'b0;
6       //Primary Output
7       wire [7:0] PPO;
8
9       shift_register2 CUT1(ssin, cclk, reset , PPO);
10
11      always  #600 ssin=$random;
12      always  #500 cclk=~cclk;
13      initial begin
14          #12000 $stop;
15      end
16  endmodule
```

Simulation Result

`

Problem 9

Verilog Code

```
1  `timescale 1ns/1ns
2  module shift_register2(input sin, input clk,rs output reg [7:0] PO);
3      always @ (posedge clk, posedge rs) begin
4          if (rs)
5              PO <= 8'b0;
6          else
7              PO <= {sin, PO[7:1]};
8      end
9  endmodule
```

Testbench

```
1 `timescale 1ns/1ns
2 module shift_register3_TB();
3   reg ssin;
4   reg cclk = 1'b1;
5   reg reset = 1'b0;
6   //Primary Output
7   wire [7:0] PPO;
8
9   shift_register3 CUT1(ssin, cclk, reset , PPO);
10
11   always #600 ssin=$random;
12   always #500 cclk=~cclk;
13   initial begin
14   #12000 $stop;
15   end
16 endmodule
```

Simulation Result

`

Problem 10

Circuit Diagram

Verilog Code

```verilog
1   // LFSR with x^8+x^7+x^6+x^3+1 polynomial
2   module LFSR#(parameter N = 8)( input clk, reset, output [N:0] q);
3
4       reg [N:0] r_reg;
5       wire [N:0] r_next;
6       wire feedback_value;
7
8       always @(posedge clk, posedge reset)
9       begin
10          if (reset)
11              begin
12                  r_reg <= 1;
13              end
14          else if (clk == 1'b1)
15              r_reg <= r_next;
16      end
17      assign feedback_value = r_reg[8] ^ r_reg[7] ^ r_reg[6] ^ r_reg[3] ^ r_reg[0];
18
19      assign r_next = {feedback_value, r_reg[N:1]};
20      assign q = r_reg;
21  endmodule
```

`

Testbench

```verilog
1   `timescale 1ns/1ns
2   module LFSR_TB();
3       reg cclk = 1'b0;
4       reg rrs = 1'b0;
5       wire [8:0] q;
6       LFSR CUT2(cclk,rrs,q);
7       always #100 cclk = ~cclk;
8       initial begin
9           #50 rrs = 1;
10          #50 rrs = 0;
11          #2000 $stop;
12      end
13  endmodule
```

Simulation Result