



**UNIVERSITY OF TEHRAN**

**Report for Computer Assignment 5**


**State Machine Coding, Pre- and Post-Synthesis**

**Instructor : Dr. Navabi**

**Danial Saeedi**

# Problem a: 10010 detector

## Moore State Diagram



## Verilog Code


```
1 `timescale 1ns/1ns
2 module moore10010(input clk,rst,j, output w);
3     reg [2:0] ns,ps;
4     parameter [2:0] A = 3'b00,B = 3'b001,C = 3'b010,D = 3'b011,E = 3'b100,F = 3'b101;
5     //Combinational
6     always @(ps,j) begin
7         ns = A;
8         case(ps)
9             A : ns = j ? B : A;
10            B : ns = j ? B : C;
11            C : ns = j ? B : D;
12            D : ns = j ? E : A;
13            E : ns = j ? B : F;
14            F : ns = j ? B : D;
15            default: ns = A;
16        endcase
17    end
18
19    assign w = (ps == F) ? 1'b1 : 1'b0;
20
21    //Sequential
22    always @(posedge clk,posedge rst) begin
23        if(rst)
24            ps <= A;
25        else
26            ps <= ns;
27    end
28 endmodule
```

# Part i.



## Testbench

```
1 `timescale 1ns/1ns
2 module moore10010TB();
3     reg cclk = 0,jj,rrst;
4     wire ww;
5     moore10010 CUT1(cclk,rrst,jj,ww);
6     always #50 cclk = ~cclk;
7     initial begin
8         #1 rrst = 1;
9         #10 rrst = 0;
10        #20 jj = 1;
11        #30 jj = 0;
12        #200 jj = 1;
13        #100 jj = 0;
14        #110 jj = 0;
15        #110 jj = 1;
16        #110 jj = 0;
17
18        #200 $stop;
19    end
20 endmodule
```

## Simulation Result



## Part ii.



## Flow Summary

 <<Filter>>


Flow Status	Successful - Fri Jun 11 13:25:04 2021
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	moore10010
Top-level Entity Name	moore10010
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	5 / 14,400 ( < 1 % )
Total registers	5
Total pins	4 / 81 ( 5 % )
Total virtual pins	0
Total memory bits	0 / 552,960 ( 0 % )
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 ( 0 % )
Total GXB Receiver Channel PMA	0 / 2 ( 0 % )
Total GXB Transmitter Channel PCS	0 / 2 ( 0 % )
Total GXB Transmitter Channel PMA	0 / 2 ( 0 % )
Total PLLs	0 / 3 ( 0 % )

## Part iii.

### Testbench

```
1 `timescale 1ps/1ps
2 module moore10010TB();
3     reg cclk = 0,jj,rrst;
4     wire pre;
5     wire post;
6     moore10010 CUT1(cclk,rrst,jj,pre);
7     moore10010_synth CUT2(cclk,rrst,jj,post);
8     always #50 cclk = ~cclk;
9     initial begin
10         #1 rrst = 1;
11         #10 rrst = 0;
12         #20 jj = 1;
13         #30 jj = 0;
14         #200 jj = 1;
15         #100 jj = 0;
16         #110 jj = 0;
17         #110 jj = 1;
18         #110 jj = 0;
19
20         #200 $stop;
21     end
22 endmodule
```


### Simulation Result



As you can see, the waveform of pre and post synthesis are the same.

# Problem b: 10010 detector

## Mealy State Diagram



## Verilog Code

```
1 `timescale 1ps/1ps
2 module mealy10010(input clk,rst,j, output w);
3     reg [2:0] ns,ps;
4     parameter [2:0] A = 3'b0,B = 3'b001,C = 3'b010,D = 3'b011,E = 3'b100;
5
6     //Combinational
7     always @(ps,j) begin
8         ns = A;
9         case(ps)
10             A : ns = j ? B : A;
11             B : ns = j ? B : C;
12             C : ns = j ? B : D;
13             D : ns = j ? A : E;
14             E : ns = j ? B : C;
15             default: ns = A;
16         endcase
17     end
18
19     assign w = (ps == E) ? ~j : 1'b0;
20
21     //Sequential
22     always @(posedge clk,posedge rst) begin
23         if(rst)
24             ps <= A;
25         else
26             ps <= ns;
27     end
28 endmodule
```


Press  + G keys to start

# Part i.

## Testbench


```
1 `timescale 1ns/1ns
2 module mealy10010TB();
3     reg cclk = 0,jj,rrst;
4     wire ww;
5     mealy10010 CUT1(cclk,rrst,jj,ww);
6     always #50 cclk = ~cclk;
7     initial begin
8         #1 rrst = 1;
9         #10 rrst = 0;
10        #20 jj = 1;
11        #30 jj = 0;
12        #200 jj = 1;
13        #100 jj = 0;
14        #110 jj = 0;
15        #110 jj = 1;
16        #110 jj = 0;
17
18        #200 $stop;
19    end
20 endmodule
```

## Simulation Result





## Part ii.



### Flow Summary

<<Filter>>


Flow Status	Successful - Fri Jun 11 16:54:25 2021
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	mealy10010
Top-level Entity Name	mealy10010
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	5 / 14,400 ( < 1 % )
Total registers	4
Total pins	4 / 81 ( 5 % )
Total virtual pins	0
Total memory bits	0 / 552,960 ( 0 % )
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 ( 0 % )
Total GXB Receiver Channel PMA	0 / 2 ( 0 % )
Total GXB Transmitter Channel PCS	0 / 2 ( 0 % )
Total GXB Transmitter Channel PMA	0 / 2 ( 0 % )
Total PLLs	0 / 3 ( 0 % )

# Part iii.

## Testbench

```
1 `timescale 1 ns/ 1 ps
2 module mealy10010TB();
3     reg cclk = 0,jj,rrst;
4     wire pre;
5     wire post;
6     mealy10010_pre CUT1(cclk,rrst,jj,pre);
7     mealy10010 CUT2(cclk,rrst,jj,post);
8     always #50 cclk = ~cclk;
9     initial begin
10         #1 rrst = 1;
11         #10 rrst = 0;
12         #20 jj = 1;
13         #30 jj = 0;
14         #200 jj = 1;
15         #100 jj = 0;
16         #110 jj = 0;
17         #110 jj = 1;
18         #110 jj = 0;
19
20         #200 $stop;
21     end
22 endmodule
```

## Simulation Result




As you can see, the waveform of pre and post synthesis are the same.

# Problem C: Compare Moore and Mealy Machine

## Testbench


```
1 `include "../simulation/modelsim/moore10010.vo"
2 `include "../mealy/simulation/modelsim/mealy10010.vo"
3 `timescale 1 ns/ 1 ps
4 module TB();
5     reg cclk = 0,jj,rrst;
6     wire moore;
7     wire mealy;
8     moore10010 CUT1(cclk,rrst,jj,moore);
9     mealy10010 CUT2(cclk,rrst,jj,mealy);
10    always #50 cclk = ~cclk;
11    initial begin
12        #1 rrst = 1;
13        #10 rrst = 0;
14        #20 jj = 1;
15        #30 jj = 0;
16        #200 jj = 1;
17        #100 jj = 0;
18        #110 jj = 0;
19        #110 jj = 1;
20        #110 jj = 0;
21    end
22    #200 $stop;
23 end
24 endmodule
```

## Simulation Result




## Part i.

```
10 reg diff;  
11 assign diff = moore ^ mealy;
```




## Part ii.



## Part iii.

By adding delay to diff, the differences are due to changes on the inputs only:



As you can see there is no glitch anymore.