


UNIVERSITY OF TEHRAN Report for Computer Assignment 3

RT Level Components, Iterative Logic, Synthesis

Instructor: Dr. Navabi

Danial Saeedi

Circuit Diagram



Calculating Delay Values

AND Gate Delay

In computer Assignment 1, we calculated the worst-case delay of NAND gate. (To 1 = 10ns, To 0 = 8ns, Avg = 9ns)

Delay values for NOT gate are #(5,6). (Avg = 5ns)

If we invert a NAND gate, we get AND get. So the AND gate delay is $\frac{5+9=14}{\text{ns}}$.


OR Gate Delay

Delay values for NOR gate is #(10,14). (Avg = 12ns)

If we invert a NOR gate, we get OR get. So the OR gate delay is 12+5 = 17ns

XOR Gate Delay

The XOR gate delay is 9 + 9 + 5 = 23ns



Worst-case delay of FA

The sum output comes from two consecutive XOR gates. So worst-case delay for S is $\frac{23 + 23}{46}$

The longest path from input to carry-out(co) includes AND, OR gate. So worst-case delay for CO is $\frac{14 + 17 = 31}{1}$

So the worst-case delay for FA is 46ns.

Verilog Code

Structural implementation of FA:

Testbench

```
timescale ins/ins
module FA_structural_TB();


reg aa,bb,ccin;
wire cout,sum;

FA_structural CUT1(aa,bb,ccin,sum,cout);

initial begin

#10 aa = 1; bb = 1; ccin = 1;
#80 aa = 1; bb = 0; ccin = 0;
#80 aa = 1; bb = 1; ccin = 0;
#80 aa = 1; bb = 0; ccin = 0;
#80 aa = 1; bb = 0; ccin = 0;
#80 aa = 1; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 1; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb = 0; ccin = 0;
#80 aa = 0; bb =
```

Simulation Result



As you can see, the worst-case delay for s and co output are **46ns** and **31ns**.

N-bit Ripple Carry Adder (Structural)

N-bit Ripple Carry Adder has been implemented using generate statement.


Testbench

```
timescale lns/lns
module RCA_structural_TB();

reg [7:0] aa,bb;
reg ccin;
wire cout;
wire [7:0] sum;
RCA_structural #(8) CUT1 (aa,bb,ccin,sum,cout);

initial begin
#10 aa = 8'b00000001; bb = 8'b00000001; ccin = 1;
#371 aa = 8'b000111001; bb = 8'b00000011; ccin = 0;
#371 aa = 8'b01111111; bb = 8'b00000001; ccin = 0;
#371 aa = 8'b11111111; bb = 8'b00000001; ccin = 0;
#371 aa = 8'b11111111; bb = 8'b00000001; ccin = 0;
#371 aa = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 aa = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 aa = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 aa = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b10000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b110000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b110000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b110000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b110000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b110000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b110000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b110000001; ccin = 0;
#371 ab = 8'b11111111; bb = 8'b110000001; ccin = 0;
#371 ab = 8'b111111111; bb = 8'b1100000001; ccin = 0;
#371 ab = 8'b111111111; bb = 8'b1100000001; ccin = 0;
#371 ab = 8'b111111111; bb = 8'b11111111; bb = 8'b111111111; bb = 8'b11111111; bb = 8'b111111111; bb = 8'b111111111; bb = 8'b111111111; bb = 8'b111111111; bb = 8'b1111111111]
```

Simulation Result



In a 8-bit RCA, 8 Full-Adder are cascaded together. We know the worst-case delay of FA is 46ns. So at most, it should take **46*8 = 368ns** in the worst-case.

Problem 2

Verilog Code

In problem 1, we calculated worst-case delay of FA which is 46ns. So n-bit Ripple Carry Adder has **46*n** delay at most.

```
1 `timescale 1ns/1ns
2 v module RCA_behavioural #(parameter n = 8)
3     (input [n-1:0] A,B,input cin,output [n-1:0] s, output co);
4     assign #(46*n) {co,s} = A + B + cin;
5 endmodule
```

Testbench


```
timescale ins/ins
module RCA_behavioural_TB();

reg [3:0] aa,bb;
reg ccin;
wire cout;
wire [3:0] sum;
RCA_behavioural #(4) CUT1 (aa,bb,ccin,sum,cout);

initial begin

#10 aa = 4'b0001; bb = 4'b0000; ccin = 1;
#203 aa = 4'b1111; bb = 4'b0001; ccin = 1;
#203 aa = 4'b1111; bb = 4'b0001; ccin = 1;
#203 aa = 4'b1111; bb = 4'b0001; ccin = 0;
#203 aa = 4'b1111; bb = 4'b0001; ccin = 0;
#203 aa = 4'b1111; bb = 4'b0001; ccin = 0;
#203 aa = 4'b1111; bc = 4'b0001; ccin = 0;
#203 aa = 4'b1111; ccin = 0;
repeat(10) #203 aa = $random(); bb = $random();
#203 $stop;
end
endmodule
```

Simulation Result




Circuit Diagram

???????

Verilog Code

Testbench


Simulation Result



Verilog Code

Testbench

Simulation Result



The output of problem 5 and 6 are the same.

The synthesized file can be found in OnesCounter2_Synth.v

Here you can see the number of wires and cells needed for this synthesis:

```
Removed 0 unused modules.
2.23. Printing statistics.
 == ones_counter_behavioural ===
  Number of wires:
  Number of wire bits:
                                   39688
  Number of public wires:
  Number of public wire bits:
Number of memories:
                                     254
  Number of memory bits:
   Number of processes:
   Number of cells:
                                    39561
     $_AND_
     $_A0I3_
     $_MUX_
                                     5445
     $_NAND_
                                     7901
                                     4245
     $_NOR_
     $ NOT
                                     1942
     $_OAI3_
$_OR_
                                     5440
                                     3136
     $_XNOR_
                                     7061
     $_XOR_
 .24. Executing CHECK pass (checking for obvious problems).
checking module ones_counter_behavioural..
found and reported 0 problems.
```

Problem 4 and 7 comparision

In problem 4, we have one 6-bit RCA, two 5-bit RCA, four 4-bit RCA, eight 3-bit RCA, sixteen 2-bit RCA and thirty-two 1-bit Adder.

Full-Adder circuit contains 5 gates and a n-bit RCA contains n FA pieces. So n-bit RCA contains **5n** logic gates.

Number of gates used in problem4:

```
5*6 + 2*5*5 + 4*5*4 + 8 * 5 * 3 + 16 * 5 * 2 + 32 * 5 * 1 = 600
```

We only used 600 logic gates, whereas problem 7 used 40000 logic gates!