



UNIVERSITY OF TEHRAN Report for Computer Assignment 6 Hierarchical RTL Design Instructor: Dr. Navabi

Danial Saeedi


Algorithm of Floating-point multiplication




A. Show the block diagram of the entire circuit including the three parts, Wrappers, Floating Point, and the Sequential Multiplier.




C. Show datapath and controller of the





D. Show datapath and controller of the Sequential multiplication part



E. Show datapath and controller of the Sequential multiplication part

```
module FPMULT2(input clk,rst,input [31:0] inBus,input startFP,output reg [31:0] resBus,output reg doneFP);
        idle
         init
                              = 4'd2,
= 4'd3,
= 4'd4,
        get_a
        get_b
        unpack
       special_cases = 4'd5,
normalise_a = 4'd6,
normalise_b = 4'd7,
multiply_add_0 = 4'd8,
                              = 4'd9,
= 4'd10,
        multiply_1
        normalise_1
                              = 4'd11,
= 4'd12,
       normalise_2
       round
                              = 4'd13,
= 4'd14;
       pack
       result
     reg [3:0] ns,ps;

reg [3:0] ns,ps;

reg [31:0] Areg;

reg [31:0] Breg;

reg [31:0] z;

reg [9:0] a_e, b_e, z_e;
      reg a_s, b_s, z_s;
                   guard, round_bit, sticky;
[47:0] product;
[31:0] s_output_z;
                     [23:0] a_m, b_m, z_m;
```


```
always @(*) begin
ns <= idle;
dase(ps)
idle : ns <= startFP ? init : idle;
idle : ns <= startFP ? init : get_a;
get_a: ns <= get_b;
get_b: ns <= unpack;
unpack: ns <= special_cases;
special_cases : ns <= ((a_e == 128 && a_m != 0) || (b_e == 128 && b_m != 0))

| (a_e == 128) || (($signed(b_e) == -127) && (b_m == 0)) ||
| (b_e == 128) || (($signed(a_e) == -127) && (a_m == 0)) ||
| ($signed(b_e) == -127) && (b_m == 0)) ||
| ($signed(b_e) == -127) && (a_m == 0)) ||
| ($signed(b_e) == -127) && (a_m == 0)) ||
| (multiply_add_0: ns <= multiply_1;
| multiply_add_0: ns <= multiply_1;
| multiply_1: ns <= normalise_1;
| normalise_1: ns <= z_m[23] ? normalise_2 : normalise_1;
| normalise_1: ns <= z_m[23] ? normalise_2: normalise_1;
| normalise_2: ns <= ($signed(z_e) < -126) ? normalise_2: round;
| round: ns <= pack;
| pack: ns <= result;
| result: ns <= idle;
| endcase |
| end
```

,

Testbench for FP Multiplier

Simulation Result



,

G. Write complete SystemVerilog description of the Wrapper circuits.

```
always @(posedge clk, posedge rst) begin

always @(posedge clk, posedge rst) begin

if(rst) begin

ps < Idle;
Areg <= 32'b0;
Breg <- 32'b0;
Count <= 1'b0;
end

else

ps <= ns;

always @(CoBS,Count) begin

if(rst)

Count <= 1'b0;

count <= 1'b0;

always @(CoBS,Count) begin

if(rst)

count <= 1'b0;

always @(CoBS,Count) begin

if(rst)

count <= Count + 1;

end

assign CoBS = &Count;

endmodule
```

G. Write complete SystemVerilog description of the Sequential multiplier part. Write a testbench and test this part.

Datapath Verilog

Controller

```
"'timescale Ins/Ins

product See/MultCont(input startMul, A0, clk, rst, output reg loadA, loadB, loadP, initP, sel, ShiftA, DoneMul);

production in the see of the see of
```


Top Level Module

```
timescale 1ns/1ns
module SeqMultTop(input clk, rst, startMul, input [23:0] A, input [23:0] B, output [47:0] ResultBus, output DoneMul);
wire A0, loadA, loadB, loadP, initP, ShiftA, sel;

SeqMult DataPath(B, A, clk, rst, loadA, ShiftA, loadP, loadB, initP, sel, ResultBus, A0);
SeqMultCont Controller(startMul, A0, clk, rst, loadA, loadB, loadP, initP, sel, ShiftA, DoneMul);
endmodule
```

Testbench

Simulation Result



H. Put the above three parts together and create the complete design. Simulate this circuit.

```
always @(*) begin

ns <= idle;

case(ps)

idle : ns <= startFP ? init : idle;

init : ns <= startFP ? init : get_a;

get_a: ns <= get_b;

get_b: ns <= unpack;

unpack: ns <= special_cases;

special_cases : ns <= ((a_e == 128 && a_m |= 0) || (b_e == 128 && b_m != 0))

((b_e == 128) || (($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||


(($signed(b_e) == -127) && (b_m == 0)) ||

(($signed(b_e) == -127) && (b_m == 0)) ||


(($signed(b_e) == -127) && (b_m == 0)) ||
```

,


Testbench



K. Synthesize the FP multiplier part (excluding the Wrappers and the Sequential multiplier part) and create a symbol for it. Show synthesis reports.



Flow Summary



RTL Viewer

