

# UNIVERSITY OF TEHRAN


Report for Computer Assignment 4 Latches, flip-flops, and a little beyond

Instructor: Dr. Navabi

**Danial Saeedi** 

## **Circuit Diagram**

The worst-case delay of NAND according to its delays is 4 + 4 = 8ns.



```
titmescale 1ns/1ns
module SR_Latch(input S, R , CLK, output Q, Q_bar);
wire g,p;
and #8 G1(g,S,CLK);
and #8 G2(p,R,CLK);

nand #8 G3(Q,g,Q_bar);
and #8 G4(Q_bar,p,Q);
endmodule
```

#### **Testbench**

```
timescale lns/lns
module SR_Gated_TB();

reg SS, RR;
reg cclk=1'b0;
wire QQ, QQ_prime;

SR_Latch CUT1 (SS, RR, cclk, QQ, QQ_prime);


always #80 cclk=~cclk;

initial begin

#89 SS=1;RR=0;
#89 SS=1;RR=0;
#89 SS=1; RR=0;
#89 SS=1; RR=1;
#89 SS=1; RR=1; RR=1;
#89 SS=1; RR=1; R
```



## **Circuit Diagram**



## **Verilog Code**

#### **Testbench**


```
itimescale ins/ins
module D_Latch_TB();
reg DD;
reg cclk=1;
wire QQ,QQ_bar;

D_Latch CUT1 (DD, cclk, QQ, QQ_bar);


always #80 cclk=~cclk;

initial begin

#89 DD=1;
#89 DD=0;
#89 DD=0;
#89 DD=1;
#89 DD
```



## **Circuit Diagram**




#### **Testbench**

```
timescale 1ns/1ns
module shift_register_TB();
reg ssin;
reg cclk = 1'b1;
//Primary Output
wire [7:0] PPO;

shift_register CUT1(ssin, cclk, PPO);


always #600 ssin=$random;
always #500 cclk=~cclk;
initial begin
#12000 $stop;
end
endmodule
```

#### **Simulation Result**



As you can see, this circuit doesn't work because it has transparency issue.

# **Circuit Diagram**



```
1  `timescale 1ns/1ns
2  module DFF_MS(input D, clk, output Q,Q_bar);
3  wire q1,q1_bar,clk_not;
4  D_Latch D1(D,clk,q1,q1_bar);
5  not #6 G1(clk_not,clk);
7  D_Latch D2(q1,clk_not,Q,Q_bar);
8 endmodule
```

#### **Testbench**

```
timescale 1ns/1ns
module DFF_MS_TB();
reg DD;
reg cclk=1'b1;
wire QQ,QQ_bar;

DFF_MS CUT(DD, cclk, QQ, QQ_bar);

always #100 cclk=~cclk;

initial begin
#150 DD=1;
#150 DD=0;
#150 DD=0;
#150 DD=1;
#150 BD=1;
#150 DD=1;
#150 DD=1;
#150 BD=1;
```



## **Verilog Code**

```
1 `timescale 1ns/1ns
2 module DFF_MS_RST(input D, clk, rst, output Q,Q_bar);
3 wire D2;
4 assign D2 = D & ~rst;
5 DFF_MS_CUT(D2, clk, Q);
7 endmodule
```

#### **Testbench**

```
timescale 1ns/1ns
module DFF_MS_RST_TB();
reg DD;
reg DD;
reg cclk=1'b1;
reg reset = 1'b0;
wire QQ,QQ_bar;


DFF_MS_RST CUT(DD, cclk, reset, QQ, QQ_bar);

always #100 cclk=~cclk;

initial begin
#150 DD=1;
#150 DD=1;
#150 DD=1;
#150 DD=1; reset = 1;
#150 DD=1;
#150 DD=1; reset = 0;
```



## **Circuit Diagram**



```
timescale 1ns/1ns
module shift_register2(input sin,clk,rst, output [7:0] PO);

wire [8:0] Q;
wire [8:0] Q BAR;
assign Q[8] = sin;
assign PO[0] = Q[0];
genvar i;
generate
for (i=0;i<8;i=i+1) begin: I0

DFF_MS_RST XX(Q[i+1],clk, rst ,Q[i],Q_BAR[i]);
assign PO[i]=Q[i];
end
endgenerate
endmodule</pre>
```


#### **Testbench**

```
timescale 1ns/1ns
module shift_register2_TB();
reg ssin;
reg cclk = 1'b1;
reg reset = 1'b0;
//Primary Output
wire [7:0] PPO;

shift_register2 CUT1(ssin, cclk, reset , PPO);

always #600 ssin=$random;
always #500 cclk=~cclk;
initial begin
#12000 $stop;
end
endmodule
```

#### **Simulation Result**



As you can see, this circuit works because it doesn't has **transparency** issue unlike problem 4.

## **Verilog Code**


```
1 `timescale 1ns/1ns
2 module shift_register2(input sin, input clk,rs output reg [7:0] PO);
3 always @ (posedge clk, posedge rs) begin
4 if (rs)
5 PO <= 8'b0;
6 else
7 PO <= {sin, PO[7:1]};
8 end
9 endmodule</pre>
```

#### **Testbench**


```
timescale 1ns/1ns
module shift_register3_TB();
reg ssin;
reg cclk = 1'b1;
reg reset = 1'b0;
//Primary Output
wire [7:0] PPO;

shift_register3 CUT1(ssin, cclk, reset , PPO);

always #600 ssin=$random;
always #500 cclk=~cclk;
initial begin
#12000 $stop;
end
endmodule
```



## **Circuit Diagram**



```
// LFSR with x^8+x^7+x^6+x^3+1 polynomial
module LFSR#(parameter N = 8)( input clk, reset, output [N:0] q);

reg [N:0] r_reg;
wire [N:0] r_next;
wire feedback_value;

always @(posedge clk, posedge reset)
begin
if (reset)
begin
r_reg <= 1;
end
else if (clk == 1'b1)
r_reg <= r_next;
end
assign feedback_value = r_reg[8] ^ r_reg[7] ^ r_reg[6] ^ r_reg[9];

assign r_next = {feedback_value, r_reg[N:1]};
assign q = r_reg;
endmodule</pre>
```

#### **Testbench**

