



UNIVERSITY OF TEHRAN


Report for Computer Assignment 6

Hierarchical RTL Design

Instructor : Dr. Navabi


Danial Saeedi

Algorithm of Floating-point multiplication






+

A. Show the block diagram of the entire circuit including the three parts, Wrappers, Floating Point, and the Sequential Multiplier.




C. Show datapath and controller of the





D. Show datapath and controller of the Sequential multiplication part



E. Show datapath and controller of the Sequential multiplication part

```
1 //Synthesizable Floating Point Multiplier
2 `timescale 1ns/1ns
3 module FPMULT2(input clk,rst,input [31:0] inBus,input startFP,output reg [31:0] resBus,output reg doneFP);
4     //states
5     parameter
6         idle          = 4'd0,
7         init          = 4'd1,
8         get_a         = 4'd2,
9         get_b         = 4'd3,
10        unpack        = 4'd4,
11        special_cases = 4'd5,
12        normalise_a    = 4'd6,
13        normalise_b    = 4'd7,
14        multiply_add_0 = 4'd8,
15        multiply_1     = 4'd9,
16        normalise_1    = 4'd10,
17        normalise_2    = 4'd11,
18        round         = 4'd12,
19        pack          = 4'd13,
20        result        = 4'd14;
21     reg [3:0] ns,ps;
22     reg [31:0] Areg;
23     reg [31:0] Breg;
24     reg [31:0] z;
25     reg [9:0] a_e, b_e, z_e;
26     reg a_s, b_s, z_s;
27     reg guard, round_bit, sticky;
28     reg [47:0] product;
29     reg [31:0] s_output_z;
30     reg [23:0] a_m, b_m, z_m;
```

```
32     always @(*) begin
33         ns <= idle;
34         case(ps)
35             idle : ns <= startFP ? init : idle;
36             init : ns <= startFP ? init : get_a;
37             get_a : ns <= get_b;
38             get_b : ns <= unpack;
39             unpack : ns <= special_cases;
40             special_cases : ns <= ((a_e == 128 && a_m != 0) || (b_e == 128 && b_m != 0))
41                 || (a_e == 128) || (($signed(b_e) == -127) && (b_m == 0)) ||
42                 (b_e == 128) || (($signed(a_e) == -127) && (a_m == 0)) ||
43                 (($signed(b_e) == -127) && (b_m == 0))
44                 ? result : normalise_a;
45             normalise_a : ns <= a_m[23] ? normalise_b : normalise_a;
46             normalise_b : ns <= b_m[23] ? multiply_add_0 : normalise_b;
47             multiply_add_0 : ns <= multiply_1;
48             multiply_1 : ns <= normalise_1;
49             normalise_1 : ns <= z_m[23] ? normalise_2 : normalise_1;
50             normalise_2 : ns <= ($signed(z_e) < -126) ? normalise_2 : round;
51             round : ns <= pack;
52             pack : ns <= result;
53             result : ns <= idle;
54         endcase
55     end
```

```

56
57 //Signals to be issued
58 always @(*) begin
59     doneFP <= 1'b0;
60     case(ps)
61     idle : begin
62         doneFP <= 1'b1;
63     end
64
65     get_a:
66     begin
67         Areg <= inBus;
68     end
69
70     get_b:
71     begin
72         Breg <= inBus;
73     end
74
75     unpack:
76     begin
77         a_m <= Areg[22 : 0];
78         b_m <= Breg[22 : 0];
79         a_e <= Areg[30 : 23] - 127;
80         b_e <= Breg[30 : 23] - 127;
81         a_s <= Areg[31];
82         b_s <= Breg[31];
83     end
84
85     special_cases:
86     begin
87         //if a is NaN or b is NaN return NaN

```

```


231
232     endcase
233 end
234
235 //Sequential
236 always @(posedge clk,posedge rst) begin
237     if(rst)
238         ps <= idle;
239     else
240         ps <= ns;
241     end
242
243 assign resBus = s_output_z;
244 endmodule

```


Testbench for FP Multiplier

```
1 `timescale 1ns/1ns
2 module FPMULT_TB();
3     reg cclk = 0,rrst,sstartFP = 0;
4     reg [31:0] iinBus;
5     wire [31:0] rresBus;
6     wire ddoneFP;
7     FPMULT2 CUT10(cclk,rrst,iinBus,sstartFP,rresBus,ddoneFP);
8     always #50 cclk = ~cclk;
9     initial begin
10         #1 rrst = 1;
11         #10 rrst = 0;
12         #100 sstartFP = 1;
13         #80 sstartFP = 0;
14         #20 iinBus = 32'b0100000100101011001100110011; // 10.7
15         #60 iinBus = 32'b010000000010000000000000000000; //2.5
16
17         #2500 $stop;
18     end
19 endmodule
```

Simulation Result



G. Write complete SystemVerilog description of the Wrapper circuits.

```
1  `timescale 1ns/1ns
2  module InputWrapper(input clk,rst,oBufferReady,dataReady,input [31:0] inBus,output [31:0] outBus,output reg dataAccept);
3      reg [31:0] Areg;
4      reg [31:0] Breg;
5      reg Count;
6      parameter [2:0] Idle = 3'b000,Init = 3'b001, GetA = 3'b010,
7                      GetB = 3'b011,Accept = 3'b100,waitForBuff = 3'b101, start = 3'b110, calc = 3'b111;
8      reg [2:0] ns,ps;
9      reg ldA,ldB,InitBS;
10     reg CoBS;
11     always @(ps,oBufferReady,inBus) begin
12         {Idle,Init,GetA,GetB,Accept,waitForBuff,start,calc} = 3'b000;
13     end
14     case(ps) :
15         Idle : ns <= dataReady ? Init : Idle;
16         Init : begin
17             InitBS <= 1'b1;
18             ns <= GetA;
19         end
20         GetA : begin
21             ns <= GetB;
22             ldA <= 1'b1;
23         end
24         GetB : begin
25             ns <= Accept;
26             ldB <= 1'b1;
27         end
28         Accept : begin
29             ns <= dataReady ? Accept : waitForBuff;
30             dataAccept <= 1'b1;
31         end
32         waitForBuff : begin
33             ns <= ready & oBufferReady ? start : waitForBuff;
34         end
35         start : begin
36             ns <= ~ready ? calc : start;
37         end
38         calc : begin
39             ns <= ready && ~CoBS ? start : Idle;
40         end
41     end
42
43     always @(posedge clk,posedge rst) begin
44         if(rst) begin
45             ps <= Idle;
46             Areg <= 32'b0;
47             Breg <= 32'b0;
48             Count <= 1'b0;
49             CoBS <= 1'b0;
50         end
51         else
52             ps <= ns;
53     end
54
55     always @(CoBS,Count) begin
56         if(rst)
57             Count <= 1'b0;
58         else
59             Count <= Count + 1;
60     end
61
62     assign CoBS = &Count;
63 endmodule
```

```

1  `timescale 1ns/1ns
2  module OutputWrapper(input clk,rst,ready,gotData,input [31:0] inBus,output [31:0] outBus,output reg oBufferReady);
3      reg [31:0] ResultReg;
4      parameter [2:0] Empty = 3'b000,ReceiveData = 3'b001, waitForGot = 3'b010,
5                      makeSureGot = 3'b011;
6      reg [2:0] ns,ps;
7      reg ld0;
8      always @(ps,ready,inBus) begin
9          {Empty,ReceiveData,waitForGot,makeSureGot} = 3'b000;
10
11          case(ps) :
12              Empty : ns <= ready ? ReceiveData : Empty;
13              ReceiveData : begin
14                  InitBS <= 1'b1;
15                  ns <= waitForGot;
16              end
17              waitForGot : begin
18                  ns <= gotData ? makeSureGot :| waitForGot;
19              end
20              makeSureGot : begin
21                  ns <= gotData ? waitForGot : Empty;
22              end
23          end
24
25      always @(posedge clk,posedge rst) begin
26          if(rst) begin
27              ps <= Idle;
28              ResultReg <= 32'b0;
29          end
30          else
31              ps <= ns;
32          end
33
34  endmodule

```

G. Write complete SystemVerilog description of the Sequential multiplier part. Write a testbench and test this part.

Datapath Verilog

```
1 `timescale 1ns/1ns
2 module SeqMult(input [23:0] Bbus, input [23:0] Abus, input clk, rst, loadA, ShiftA, loadP, loadB, initP, sel, output [47:0] ResultBus, A0);
3 reg [23:0] Areg, Breg, Preg;
4 wire [24:0] AddBus;
5 wire [23:0] MuxBus;
6
7 always @(posedge clk, posedge rst) begin
8     if (rst)
9         Breg <= 24'b0;
10    else
11        if (loadB)
12            Breg <= Bbus;
13    end
14
15    always @(posedge clk, posedge rst) begin
16        if (rst)
17            Preg <= 24'b0;
18        else begin
19            if (initP)
20                Preg <= 24'b0;
21            else
22                if (loadP)
23                    Preg <= AddBus[24:1];
24        end
25    end
26
27    always @(posedge clk, posedge rst) begin
28        if (rst)
29            Areg <= 24'b0;
30        else begin
31            if (loadA)
32                Areg <= Abus;
33            else
34                if (ShiftA)
35                    Areg <= {AddBus[0], Areg[23:1]};
36        end
37    end
38
39    assign MuxBus = sel ? Breg : 24'b0;
40    assign AddBus = MuxBus + Preg;
41    assign ResultBus = {Preg, Areg};
42    assign A0 = Areg[0];
43
44 endmodule
45
```

Controller

```
1 `timescale 1ns/1ns
2 module SeqMultCont(input startMul, A0, clk, rst, output reg loadA, loadB, loadP, initP, sel, ShiftA, DoneMul);
3     wire Co;
4     reg [1:0] ps;
5     reg [1:0] ns;
6     reg init_counter;
7     reg inc_counter;
8     reg [4:0] Count;
9     parameter [1:0] Idle = 2'b00;
10    parameter [1:0] Init = 2'b01;
11    parameter [1:0] Load = 2'b10;
12    parameter [1:0] Shift = 2'b11;
13
14    always @(ps, A0, startMul, Co) begin
15        ns = 0;
16        {loadA, loadB, initP, sel, ShiftA, DoneMul, loadP} = 7'b0;
17        {init_counter, inc_counter} = 2'b0;
18        case ( ps )
19            Idle: begin ns = startMul ? Init: Idle; DoneMul = 1; end
20            Init: begin ns = startMul ? Init: Load; init_counter = 1'b1; initP = 1'b1; end
21            Load: begin ns = Shift; loadA = 1; loadB = 1; end
22            Shift: begin ns = Co ? Idle: Shift; inc_counter = 1; ShiftA = 1; loadP = 1; sel = A0; end
23        endcase
24    end
25
26    always @(posedge clk, posedge rst) begin
27        if (rst)
28            ps <= Idle;
29        else
30            ps <= ns;
31        end
32
33    always @(posedge clk, posedge rst) begin
34        if (rst)
35            Count <= 5'b0;
36        else
37            if (init_counter)
38                Count <= 5'd8;
39            else
40                if (inc_counter)
41                    Count <= Count + 1;
42        end
43
44    assign Co = &Count;
45 endmodule
```

Top Level Module

```
1 `timescale 1ns/1ns
2 module SeqMultTop(input clk, rst, startMul, input [23:0] A, input [23:0] B, output [47:0] ResultBus, output DoneMul);
3     wire A0, loadA, loadB, loadP, initP, ShiftA, sel;
4
5     SeqMult DataPath(B, A, clk, rst, loadA, ShiftA, loadP, loadB, initP, sel, ResultBus, A0);
6     SeqMultCont Controller(startMul, A0, clk, rst, loadA, loadB, loadP, initP, sel, ShiftA, DoneMul);
7
8 endmodule
```


Testbench

```

1  `timescale 1ns/1ns
2  module MULT_SEQ_TB();
3      reg clk = 1'b0;
4      reg rst = 0;
5      reg start = 0;
6      reg [23:0] A;
7      reg [23:0] B;
8      wire [47:0] ResultBus;
9      wire ready;
10
11     SeqMultTop UUT(clk,rst,start,A,B,ResultBus,ready);
12
13     always #5 clk <= ~clk;
14
15     initial begin
16         #3 rst = 1;
17         #3 rst = 0;
18         #13 A = 23'b00000000000000000000001011;
19         #13 B = 23'b0000000000000000000000011;
20         #3 start = 1;
21         #13 start = 0;
22         #600 $stop;
23     end
24 endmodule

```

Simulation Result



H. Put the above three parts together and create the complete design. Simulate this circuit.

```

1  timescale 1ns/1ns
2  module FPMULT_TOP(input clk,rst,input [31:0] inBus,input startFP,output reg [31:0] resBus,output reg doneFP);
3      //states
4      parameter
5          idle          = 4'd0,
6          init          = 4'd1,
7          get_a         = 4'd2,
8          get_b         = 4'd3,
9          unpack        = 4'd4,
10         special_cases = 4'd5,
11         normalise_a    = 4'd6,
12         normalise_b    = 4'd7,
13         multiply_add_0  = 4'd8,
14         multiply_1     = 4'd9,
15         normalise_1    = 4'd10,
16         normalise_2    = 4'd11,
17         round         = 4'd12,
18         pack          = 4'd13,
19         result         = 4'd14;
20     reg [3:0] ns,ps;
21     reg [31:0] Areg;
22     reg [31:0] Breg;
23     reg [31:0] z;
24     reg [9:0] a_e, b_e, z_e;
25     reg a_s, b_s, z_s;
26     reg guard, round_bit, sticky;
27
28     reg [31:0] s_output_z;
29     reg [23:0] a_m, b_m, z_m;
30
31     reg startMul = 1'b0;
32     wire doneMul;
33     wire [47:0] product;
34
35     SeqMultTop Mul(clk,rst,startMul,a_m,b_m,product,doneMul);
36
37     always @(*) begin
38         ns <= idle;
39         case(ps)
40             idle : ns <= startFP ? init : idle;
41             init : ns <= startFP ? init : get_a;
42             get_a : ns <= get_b;
43             get_b : ns <= unpack;
44             unpack : ns <= special_cases;
45             special_cases : ns <= ((a_e == 128 && a_m != 0) || (b_e == 128 && b_m != 0))
46                 || (a_e == 128) || (($signed(b_e) == -127) && (b_m == 0)) ||
47                 (b_e == 128) || (($signed(a_e) == -127) && (a_m == 0)) ||
48                 (($signed(b_e) == -127) && (b_m == 0))
49                 ? result : normalise_a;
45             normalise_a : ns <= a_m[23] ? normalise_b : normalise_a;
46             normalise_b : ns <= b_m[23] ? multiply_add_0 : normalise_b;
47             multiply_add_0 : begin
48                 //Go to next state when multiplication is done
49                 ns <= doneMul ? multiply_1 : multiply_add_0;
50             end
51             multiply_1 : ns <= normalise_1;
52             normalise_1 : ns <= z_m[23] ? normalise_2 : normalise_1;
53             normalise_2 : ns <= ($signed(z_e) < -126) ? normalise_2 : round;
54             round : ns <= pack;
55             pack : ns <= result;
56             result : ns <= idle;
57         endcase
58     end

```

```

64
65 //Signals to be issued
66 always @(*) begin
67     doneFP <= 1'b0;
68     startMul <= 1'b0;
69     case(ps)
70     idle : begin
71         doneFP <= 1'b1;
72     end
73
74     get_a:
75     begin
76         Areg <= inBus;
77     end
78
79     get_b:
80     begin
81         Breg <= inBus;
82     end
83
84     unpack:
85     begin
86         a_m <= Areg[22 : 0];
87         b_m <= Breg[22 : 0];
88         a_e <= Areg[30 : 23] - 127;
89         b_e <= Breg[30 : 23] - 127;
90         a_s <= Areg[31];
91         b_s <= Breg[31];
92     end
93
94     special_cases:
95     begin
96         //if a is NaN or b is NaN return NaN
97         if ((a_e == 128 && a_m != 0) || (b_e == 128 && b_m != 0)) begin
98             z[31] <= 1;
99             z[30:23] <= 255;

```

```

163     normalise_b:
164     begin
165         if (b_m[23]) begin
166             end else begin
167                 b_m <= b_m << 1;
168                 b_e <= b_e - 1;
169             end
170             startMul <= 1'b1;
171         end
172     multiply_add_0:
173     begin
174         z_s <= a_s ^ b_s;
175         z_e <= a_e + b_e + 1;
176         startMul <= 1'b0;
177     end
178
179     multiply_1:
180     begin
181         z_m <= product[47:24];
182         guard <= product[23];
183         round_bit <= product[22];
184         sticky <= (product[21:0] != 0);
185     end
186


```

Testbench

```

1 `timescale 1ns/1ns
2 module FPMULT_TB();
3     reg cclk = 0,rrst,sstartFP = 0;
4     reg [31:0] iinBus;
5     wire [31:0] rresBus;
6     wire ddoneFP;
7     FPMULT_TOP CUT10(cclk,rrst,iinBus,sstartFP,rresBus,ddoneFP);
8     always #50 cclk = ~cclk;
9     initial begin
10         #1 rrst = 1;
11         #10 rrst = 0;
12         #100 sstartFP = 1;
13         #80 sstartFP = 0;
14         #20 iinBus = 32'b01000001001010110011001100110011; // 10.7
15         #60 iinBus = 32'b01000000001000000000000000000000; //2.5
16
17         #5000 $stop;
18     end
19 endmodule

```

K. Synthesize the FP multiplier part (excluding the Wrappers and the Sequential multiplier part) and create a symbol for it. Show synthesis reports.

Quartus Prime Lite Edition - C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/SeqMul/FPMULT2 - FPMULT2

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Files

Tasks

Compilation

Time

Task

00:00:28

00:00:09

00:00:12

00:00:01

00:00:04

00:00:02

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate programming files)

Timing Analysis

EDA Netlist Writer

Edit Settings

FPMULT2.v

```

1 //Synthesizable Floating Point Multiplier
2 timescale 1ns/1ns
3 module FPMULT2(input clk,rst,input [31:0] inBus,input startFP,output [31:0]
4 //states
5 parameter
6     idle = 4'd0,
7     init = 4'd1,
8     get_a = 4'd2,
9     get_b = 4'd3,
10    unpack = 4'd4,
11    special_cases = 4'd5,
12    normalise_a = 4'd6,
13    normalise_b = 4'd7,
14    multiply_add_0 = 4'd8,
15    multiply_1 = 4'd9,
16    normalise_1 = 4'd10,
17    normalise_2 = 4'd11,
18    round = 4'd12,
19    pack = 4'd13,
20    result = 4'd14;
21 reg [3:0] ns,ps;
22 reg [31:0] Areg;
23 reg [31:0] Breg;
24 reg [31:0] z;
25 reg [9:0] a_e, b_e, z_e;
26 reg a_s, b_s, z_s;

```

Find what: s output z Look in: Current F Search: Dow Find Next Replace Mark All

Messages

System Processing (594)

Ln 20 Col 24 Verilog HDL File 100% 00:00:28

204019 Generated file FPMULT2_7_1200mv_40c_slow.vo in folder "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/SeqMul/simulation/modelsim/"

204019 Generated file FPMULT2_min_1200mv_40c_fast.vo in folder "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/SeqMul/simulation/modelsim/"

204019 Generated file FPMULT2.v in folder "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/SeqMul/simulation/modelsim/" for EDA simulation

204019 Generated file FPMULT2_7_1200mv_125c_v_slow.sdo in folder "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/SeqMul/simulation/modelsim/"

204019 Generated file FPMULT2_7_1200mv_40c_v_slow.sdo in folder "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/SeqMul/simulation/modelsim/"

204019 Generated file FPMULT2_min_1200mv_40c_v_fast.sdo in folder "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/SeqMul/simulation/modelsim/"

204019 Generated file FPMULT2.v.sdo in folder "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/SeqMul/simulation/modelsim/" for EDA simulation

Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning

293000 Quartus Prime Full Compilation was successful. 0 errors, 313 warnings

Flow Summary

Flow Summary	
<<Filter>>	
Flow Status	Successful - Sat Jun 26 21:30:51 2021
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	FPMULT2
Top-level Entity Name	FPMULT2
Family	Cyclone IV E
Device	EP4CE6E22A7
Timing Models	Final
Total logic elements	696 / 6,272 (11 %)
Total registers	15
Total pins	68 / 92 (74 %)
Total virtual pins	0
Total memory bits	0 / 276,480 (0 %)
Embedded Multiplier 9-bit elements	7 / 30 (23 %)
Total PLLs	0 / 2 (0 %)

RTL Viewer

