Wirelessworld

Forti Microcomputer UOSAT data and mature decemen



With applications ranging from video games to research and process control this microcomputer combines the powers of Forth, a fast, threaded computer language/operating system, with an eight-bit processor having 16 bit internal architecture.

Today a home or personal computer can more than match at lower cost the performance of a typical mid-1970s minicomnever. Then a minicomputer costing tens of thousands of pounds would have a memory of less than 32K words with a cycle time of about a microsecond and a Teletype terminal capable of ten characters per second. Disc-drive memory was rare and expensive and double-precision/floatine-point instructions would be executed by software. This microcommuter design costing a few hundred pounds has a 48K read/write memory operating at 666ns. further 8Kbyte rom containing the operat-

	Forth computer	1970s minicom- puter
Memory size	56K (48K ran 8K rom)	n, 84K ram
Memory speed C.p.u, 16-bit	888ns	960ns

1.96us

peripherals

4.844 Output peripherals composite video RS232 8 ports 64 morte parallel etandard

keyboard RS232 Disc storage 200Kbyte/

add time

5Mbyte/drive Access time 333me 35ms £100-500 £10.000

The cost of developing control software and language application packages is the main reason why low-cost microprocessors have not destroyed the minicomputer industry. It will be a long time before any microprocessor has the software support of the PDP111 Further, when designing a home computer from the i.cs upwards one does not have the support of other computers to develop the software on and one cannot afford to develop the software alone. For these reasons the control program was chosen from those already available. This also applied to the choice of language; I was not willing to start from the bottom with machine code, for one sees too little reward for the effort of keying in programs on a hexadecimal keypad. nor was I prepared to design a 'bootstran' rom that loaded the operating system in from disc, for I felt it an unnecessary commitment while the rest of the system was HIDDROWED

Language/operating-system choice

The most popular operating system and language in the microcomputer field are CP/M and Basic respectively. Although Basic is readily available, in for example the INS\$298 rom for the 8080. I was not prepared to use the language for reasons too many to mention but summed up by Diikstra who said "It is practically impossible to teach good programming to students that have had prior exposure to Basic." He seems equally impressed by most other languages, including Fortran, PL/1, Cobol, APL and Ada.

My first choice would have been Pascal but for this application Forth appeared to he the best choice. Besides being a language. Forth forms the basis of an operat-

by Brian Woodroffe ing system and the Forth Interest Group2

have made FIG Forth a public-domain product. The language is efficient, which is important when using a processor with a limited address range of 64K and it is interactive, avoiding the traps of edit-compile/load-run phases which are a left over of batch-processing systems. FIG Forth is a single-operator, single-task operating system but it has 'hooks' which allow it to be expanded into a multi-operator, multitask system. It promotes good programming habits in that its programs are structured in blocks and work from top to

The language has drawbacks - unfamiliar notation, no file structure and poor data structures - but it is readily available and has more advantages than disadvantages. The power and flexibility in Forth allows the operator to expand the language and add any desired feature, and a new version of Forth may be placed on disc by editing and compiled using the resident language to give a completely user-defined version.

Details of Forth and how it operates are available (ref. 3) and the following is a brief summary. Forth uses 16bit arithmetic and reverse Polish notation, which implies the use of a data stack. Control between executable statements, referred to as a word, is accomplished by the use of indirect-threaded code and a control stack which is senseste from the data stack. Features of Forth not found in Bosic are virtual memory, compiling, extensibility and vocabularies. These features make better use of the processor resources and a program written in Forth will use less memory and run feater than its Resic conivalent, often by a factor of ten or more in both cases. As Forth compiles the 'Rnelish' program into a form readable by the processor (threaded code) the operating speed will always be faster than when using Basic which stores the program as text. Memory space taken up by compiled code is much smaller than would be taken up by its equivalent in English text so larger programs are possible in a limited


memory space. The vietual-memory feature allows the programmer to treat disc storage as processor memory so memory space is not limited by the processor but by the disc. Data is moved to and from the disc by the operating system so the programmer need not be concerned with the problem of mapping the disc memory. Vocabularies allow the programmer to keep different application programs in memory which are physically concurrent but logically senarate Further, there are features found in Forth that are not generally available in Basic such as recursion, extensibility and self-compiling. Recursion allows a portion of the code to use itself more than once at the same time and extensibility is the ability of Forth to define new control words.


Memory choice

Before selecting a processor for the computer, another design decision has to be made. This concerns memory, in particular what type and how much to use. In time, memory will always become too small and too slow because of the programmer's rising expectations of what the computer should do4, so 4116 dynamic rams were chosen because they offer the best performance in terms of cost, size and power consumetion when compared with static rams such as the 2114. This decision does present some problems in that refresh circuits and three-rail supplies are required. Because dynamic rams are prone to 'soft' errors, parity checking circuits are included in the design.

Processor choice

The Z80 microprocessor contains dynamic ram refresh circuits and CP/M is written in





Z80 machine code which surely explains why it is the most widely sold processor. but to use Forth, the most suitable 8bit microprocessor is the 6809. Although most of Forth is written in Forth, the computer must execute some machine code to interpret the most primitive Forth instructions. The 6809 has indexed addressing modes (see "6809 evaluation system" by R. Coates, Wireless World July 1980) which suit stack operations and as said earlier, Forth uses two stacks. These examples of stack addition illustrate the merits of the 6809; they represent code of the Forth word '+' for various processors. PULU 0.0 ADDD

ect to disc drive



Complete Forth computer system has a 48K memory, floppy disc storage and memory-data parity checking but the system may be used with 16K rem and without disc storage and parity checking to reduce costs. Wire wrapping allows the computer to be built on one relatively small board with a minimum of bus buffering. A further email board holds the disc controller and i/o-port hardware. The system can be set to read most disc formets

Secondly, the 6809 instruction set is particularly suited to code the crucial Forth word 'next'. The speed at which 'next' is executed determines the performance of the Forth system since this word controls the indirect-threaded code. 'Next' is called the inner (or address) interpeter to distinguish it from Forth's text interpreter which performs the function of a compiler.



Having worked in Hewlett Peckard's production and systems-engineering departments, Brian Waodroffe currently works with the company's South Queensferry research and development group and has recently been involved with designing the microprocessor

control section of the HP3724/25/26A baseband analyser Brian obtained a BA degree in engineering and economics at Downing College, Cambridge in 1970 and an MA in 1975. His computing interests include real-time control languages and microprocessor graphics but outside electronics, his

main interest - rifle shooting, in which he has represented Scotland in full bore - has been curtailed through part-time studies for an M.Sc degree in computer systems engineering at Edinburgh University


Machine code in the computer emulates Forth operation, the Y register taking on the role of the Forth program counter, and the Forth instruction-fetch cycle is a 'next' machine-code routine. So you can see that the processor choice is dominated by the speed and memory cost of the 'next' operation. Equivalent Forth 'next' operations for some microprocessors are listed below. Because the 6809 'next' operation is so short, it may be copied in line as required resulting in improved performance through avoiding the JMP NEXT instruc-


tion required for most processors.							
6939	5053	6502					
LDX 0.Y++	IMP NEXT	IMP NEXT					
TMP [0,X]	LODS AX	LDY #1					
(4.11)	MOV BX.AX	LDY (IP),Y					
	LODS AX MOV BX,AX MOV DX,BX	STAW+1					
Z80/8085	INCDX	DEY					
IMP NEXT	IMP WORD	LDY (IP),Y					
LDAX B	PTR (BX)	STA W					
INX B	PTR (BX) (3.19) 6800	CLC					
MOVLA	6809	LDAIP					
LDAX B	IMP NEXT	ADC#2					
INX B	LDX IP	STAIP"					
MOV H.A	INX	BCC \$+4					
MOV E.M	INX STX IP	INCIP+1					
INXH	STX IP	IMPW-1					
MOV D.M	LDX 0.X	(1.25)					
XCHG	LDX 0,X STX W LDX 0.X						
PCHL	LDX 0-X						

IMP 0.X

gaglodue companents

= 6, 10th between +5 and gnd





Values in parentheses are merit figures obtained by multiplying the number of processor cycles by the processor cycle time then dividing by the memory-access time in the processor cycle. It is interesting to note that the 650% frees better then the more recently introduced 8088. This is especially so when one realises that the 8088 has a 16bit arithmetic unit whereas the 6809 in common with the other processtrey noted has an Shit arithmetic and logic unit (a.l.u.).

Finally, the register set of the 6809 exactly matches that which is required to operate Forth

Forth operation

pointer

pointer

pointer

pointer accumulator

code field

data stack

nstruction

return stack

6809 register system stack pointer

user stack pointer ndex register

index register

D. accumulator

Peripheral devices

Having chosen Forth and the processor to run it on, other design requirements are easily determined. These were selected to maximize the number of peripheral devices that can be easily driven. First a floppy disc was included to provide a modest amount of non-volatile memory with much faster operation than tape recorders. Mini floppy discs were chosen for two reasons, firstly because they are cheap and secondly because the data rate of eightinch double-density drives is too high for most microprocessors to handle without direct-memory access. Further, eight-inch drives normally require phase-locked loop clock-recovery circuits and also a mains

Three-inch disc drives from Sony were investigated but the data transfer rate is

high so that only single-density recording could be used, which would mean wasting half of the data-storage capacity. Both these drives and eight-inch types can be used with the system, provided they run in single density. Processor memory in this system is greater than 40K byte so a disc capacity of greater than 400Kbyte is reasonable; one double-sided floppy-disc drive meets this requirement. It is interesting to note that the BBC Micro and Atom commuter can only use single-density 51/ain disc drives because of data-rate problems.

Different types of terminal are accom modated. Operating-system words for terminals, KEY, TERMINAL and EMIT are vectored so that they may be changed on-line between terminal types. At switchon the system automatically sets vectors for the available terminals. These terminals are either serial RS232 or 8bit parallel for a keyboard such as the RCA VP601/611 and integral video compatible with 625line tv, displaying 1,024 characters in 16 lines (the EF96364B controller may be used for 525 lines). The video section has its own memory, leaving 48K of memory free for other programs. Bit-mapped graphics video is best handled through a secondary processor connected to the user ports. A number of definable i/o ports are

pare to allow for expansion of the system Certain design features were included to reduce cost. By keeping the computer system down to one board, bus drivers necessary to overcome capacitance encountered in larger systems are avoided. Another resson for avoiding these buffers is that they cause delays which eat into the access time available from communicating devices. The switch-mode power supply used means that a readily obtainable transformer with a single secondary winding may be used to provide all three rails (+12, +5 and -5V).

Next article describes computer circuitry.

References 1. E. W. Dijkstra, How do we tell truths

1981

that might hurt? ACM Signlan notices, vol. 17 no 5, May 1982, p.14. 2. Forth Interest Group (FIG), PO Box 1105, San Carlos, CA94070, USA. 3. L. Brodie, Starting Forth. Prentice Hall.

B. Allan, Forth: a threaded interpretive langoage, Wireless World Nov. 1982 p.74. Frierbach, Forth - the language of machine independance, Computer Design, June 1981 pp. 117-121. Byte, August 1980 for various Forth articles. 4. W. Wulf, Compilers and Computer Architecture, Company, July 1981 p.41.

continued from page 50

Z8 Besic listing for eight-channel a to d converter (@ = byte, % = hexadecimal)

1 PRINT "SILICONIX LD120/121A TO Z8 INTERFACE" DRINT "HIT ANY KEY TO RUN";: GO @%61,%07:R=USR(%54)

-10 -20 500 н 25 30 K - | =1 : Z=%80 46 @2-Z 55 @3=%A0:03=00 @2=%00 W =W+1:IPW<15 THEN 70 W =0:GO@%1400 (m.c. routine for

W =0:GOS =1400 title: 10:00 tit IF N=5 THEN X=I: Y=J: GO TO 130 IF N=6 THEN X=K: Y=L: GO TO 130 IF N=7 THEN X=M: Y=N: GO TO 130 IF N=8 THEN X=0: Y=P: GO TO 130 GO TO 45 =Z+%10 =@%26+@%25×10+@%24×100 +@%23×1000+@%22×10000

140 IF V>X THEN PRINT "CHANNEL N; "OVERRANGE";:GO TO 1000 145 IF V<Y THEN PRINT "CHANNEL" N:"UNDERRANGE"::GO TO 1000 150 N∞N+1: GO TO 50 1000 GO@%61,%07:PRINT @%22;"."; @%24;@%25;@%26; PRINT"MAX" 1020 N=N+1: GOTO50 *Limits entered here for process monitoring

E6 F7 41 E6 F7 0F

56 03 04

E4 02 22 56 03 04

56 03 08 68 FB

20 21 A6 21 04 6B 07 56 03 08

EB FB B0 21

Machine code routine Line Assembler

LD% F7, #% 41 LD% F6, #% 0F AND 3, # 3 JRZ, * 220 # % 04 LD % 22, 2 AND 3 # % 04 JR N2, * 250 CLR % 21 AND 3 ≠ % 08 JBZ, * 270 PUSH 2 INC % 21 CP % 21, # 4 JRZ 2, * 350 AND 3, # 08 JR N2 * 320 JR * 270 POP % 26 POP % 25 POP % 24

in, the other available to the user external mathory of 60K can be added, for program storage to settler with 60K of data storage. The sould show his year in this was This could disk fit years in this was stackled by any if bytering in our first in a safe in a sa Tiny a secretary figure in the west mo MHz close trees, th. Z in executes ewat if the instructions

In describing memory and i/o interface circuits surrounding the 6809 microprocessor, Brian Woodroffe introduces more features of his FIG Forth computer in this second article.

The system may be used in partial form. Opportung-system and lampage offerest cent in approx, so the computer will work winten a floopy-side wirds. Many computers use experime as a bootsteap to load an opportung system flood, canadage addered the state of the state

Circuit description

Memory. Eproms containing fixed instructions of the Forth machine and M6809 peripherals pose few problems. These devices occupy the top 16K memory locations because the 6809 reset vector is in this area and decoding is simple using a dual two-to-four-line demultiplexer i.e. (5.130). Description of the countries the re-

(LASYS). Dynamic ram occupies the remaining 48% addresses from 0000 to BFFF. Logic ics used to glue the main firms tagether are low-power Schottly divites, chosen for their speed and low power consumption. Studdard L11. parts could be used, except in the thinking chain power consumption. Studdard L11. parts could be used, except in the thinking chain the country and sold received the country of control and the country and sold received the speed of the country and sold received the country population and home power Schottly inputs to the country of the country to the country of th

of cipacitor storage cells. Access to a bit (isreage cell) is gained by first addressing the matrix row. This address is cloticed in by the falling cells of the row-address strabe (RAS) and data from all 128 cells in the row are transferred to row buffers. When the column-address strobe (CAS) is true, i.e. low, the column address strobe (CAS) is address pins selects one of the row buffers, coming in data to be passed to the output for the column address trobe column address transferred to the column address trobe column and the column address trobe column address the column address trobe column address transferred to the column address trobe column address to the time to the column address transferred to the time roblable in a processor cycle.

Multiplexing of the 14 actives lines onto the seven address pins is done with an B242 multiplexer. In this design, writing is carried out by the early-write cycle. Within the early-write cycle the write stgal is made true before the column-address strobe acts. When CAS becomes true, data on the data unput overwrites that of the elected row buffer. Then when the

by Brian Woodroffe

pective cells, so writing the input data into the X-Y matrix.

Two clocks, I and Q, divide the 6809 processor cycle into four parts. The first quarter of the cycle is used to precharge cycle the rams and as dynamic ram consume most power when the row-address strobe is applied, the selected bank of rams only receives this strobe on the rising edge of clock Q. The address multiplezer is then switched by a delayed Q-clock cdge to anny column addresses, leaving sufficient

settling time before the E-clock acts.

During a reading cycle the column-address strobe is made true half way through a cycle (rising edge of E Clock) so that data may be made available by the RAS-selected rums, through the LS245 buffer, to the M6809 before its set-up time. All of the rams receive CAS but only those receiving RAS pass data to the bus.

Minte cycle

E SV/day

RNS Zoday

CAS EVIEW

RIVE SV/day





During a writing cycle data is not made available by the M6809 until the second half of the cycle so CAS is delayed until the falline edge of the O signal.

Refresh generator Storage cells in dynamic rams, being capa-


citors, lose their charge to they must be 'refreshed'. Any memory action refreshes the selected row through data being read into the refresh buffer and returned at the end of the cycle. Unfortunately, program flow will not normally refresh all the ram rows in the allotted time of 2ms and a refresh energator is required.

There are three ways of perfect hing rans. In burst refresh, normal processor selson is suspended and the refresh processor selson is suspended and the refresh garantee cycles through all 128 row level processor for the returns control on the processor for the remaining of the 2 ms. This results in the remaining of the 2 ms. This results in the remaining of the 2 ms. This results in the remaining of the 2 ms. This results in the remaining of the 2 ms. This results in the remaining of the 2 ms. This results in the remaining of the 2 ms. This results in the remaining of the 2 ms. This results in the remaining of the 2 ms. This results in the remaining of the 2 ms. This remaining the 2 ms.

So, distributed refreshing is required, that is, each successive row is refreshed ht liqui intervals. Distributed refresh generacis demand that the processor does not have access to memory while the row is for this period but a more efficient method is to use a circuit that recognizes when the processor is not using memory and performs what is called a distributed hid-ten-refresh cycle. This method was chosen for the processor is not using memory and performs what is called a distributed hid-ten-refresh cycle. This method was chosen for the processor is not using memory and performs what is called a distributed hid-ten-refresh cycle. This method was chosen for the processor of the processor of

The refresh generator divides time into 14 cycle quantums using an LS163 counter and generates a refresh-request signal once each period (14us × 128 cycles = 1.7ms). By monitoring address lines Asses during the first quarter cycle, the generator knows when the processor does not require access to memory. Having recognized this it generates a refresh-request signal and the 13242 multiplexer places the refresh address on the ram address lines and all row-address signals are set true for a quarter of a processor cycle. During the refresh cycle the column-address strobe is false to inhibit the rams. The address multiplexes advances for the next address and the senerator does not demand further refreshes since a flip-flop is set.

It is unlikely that the M6809 will make 14 consecutive memory cycles since all instructions except NOP, SEX and DAA provide non-memory cycles. Should this happen, the refresh filp-flop being reset






Table 1. Example of how the memory map may be changed when more than 16K of ram is used.

SMAX DUP @ 4000 + SWAP ! SMAX DUP @ 4000 + SWAP | S0 DUP @ 4000 + SWAP | SPI SMAX DUP @ 4000 - SWAP | TIB DUP @ 4000 + SWAP |
TIB DUP @ 4000 + SWAP |
LIBIT @ DUP @ 4000 + SWAP |
LIMIT @ DUP @ 4000 + SWAP |
TIRST DUP PREVIUSE | DPMAX DUP @ 4000 + SWAP I DECIMAL

allow more data stack! move deta stack reset data stack move return stack) move terminal input buffer move Forth virtual memory buffers) point virt, memory pointers to virt, memory) return to decimal arithmetic

and the counter carry being set (refresh quantum finished), processor action is susnended by a dummy direct-memory-access cycle which guarantees a non-memoryaccess cycle.

Parity checking

Capacitance used to store data in dynamic rams is so small that naturally occurring charged particles (alpha particles) have a charge great enough to corrupt data should they hit a cell. Improved cosmoes on dynamic-ram dies have reduced this effect to give an error rate below 0.1%/1000h for 16K dynamic memories. It is impractical to include error correction in small 8bit memories but parity checking to halt the

processor when an error occurs is not. An odd-pacity bit, generated by an LS280 parity checker when a byte is written into memory, is stored with the other eight bits. During the write-cycle the parity-ram data output is in its high-impedance state and the floating EO input is high. The parity device output is clocked into the ram input and correct parity is looked for when memory is read. On reading, the data output drives the purity checker and the error signal is passed to the error latch with the row-address strobe signals. If an error exists, the RAS line concerned is latched, a led indicates which memory bank contains the error, and the processor halts.

Memory speed and drive Input characteristics of dynamic ram are

quite different from those of t.t.]. Ram inputs are capacitive, which especially affects signals common to many inputs like RAS, CAS and WE, and they require little direct current. When driven directly from low-nower Schottky t.t.l. these inputs can cause considerable overshoot that can result in exceeding device specifications and longer access times through the time taken for the voltages to level our. To reduce ringing, some form af match-

ing is required. Series marching is most appropriate since it does not increase static loading. The ideal driver would produce a slightly under-damped response but because t.t.l. drive characteristics are seemmetric a compromise had to be made in the resistance value. Control signals are driven from LS37 clock drivers to ensure adequate drive toward the SV rail. Resistance values are not critical for this relatively slow memory and the original even worked faultlessly with no damping resistors and standard LS00 drive.

On analysing the timing requirement of the ram/M6809 interface I noticed that the most readily available 200ns rams leave a lot of soure time - so much so that these devices could theoretically be run with a 666ns cycle time instead of the standard lus. This was, of course, tried. Not only was it tried with the faster M6809A processor but also with the standard device. In both cases functioning was faultless. This is not to say that all 1MHz parts will run at higher speeds but certainly 200ns access time rams will work at 1.5MHz. So for the cost of a new crystal the through-put of the system was improved by 50%.

Peripherals

To ensure that IMHz peripheral devices such as the 6821 peripheral-interface adapter and the 6850 communication-interface adapter operate correctly, the memory-ready signal (MRDY) is used. Whenever peripherals are addressed MRDY is held false by an LS122 monostable multivibrator which extends the memory-access time. An M6850 communication device forms the RS232 interface and the clock frequency for it is crystal derived. Currently the 1.5MHz c.p.u. clock only allows 1800bit/s and an external band generator is an attractive proposition. Both -5 and +12V supplies are used for the RS232 interface. Current from the -5V supply is so low that the RS232 driver has an active current limiter; the +12V drive is resistive.

Many of you will not have an RS232 terminal and will wish to use a senante keyboard and domestic tv. The keyboard interface will accept any 7bit parallel input signal with active-low most-significant-bit and active-low-going strobe and request signals. Two spare hand-shake lines on the p.i.s. and an output port could form a Centronics-type printer port. An EF69364A video i.c. provides timing

signals necessary for a 625-line ty; a 96364R device will provide signals timed for 525-line tv. Control code for the video i.e. is supplied through an LS157 quadtwo-to-one-line multiplexer and for normal display characters (p.i.a. B D;=0) a fixed control code is set. When control characterm (havadacimal () to F) are used the n.i.a. sumplies the relevant code through the multiplexer (p.i.a. B Dowl) to the EF69364. As the c.r.t. gun scans the screen, the EF69364 selects the character to be displayed from the display ram and latches it into an LS273. The video i.c. was designed for use with

ram that has senarate data input and output lines (2101 ram) so the circuit was modified to allow 2114 rams with common i/o to be used. Character-code from LS273 and row information from 69364 is supplied as an address to a character roma specially programmed 2716 eprom). Each character position is allocated a 7wide-by-12-high character block. Referring to last month's article, the

signal name at pin 6 of IC41 is active low and should read R. as should the signal name at the junction of IC47 pin 2 and IC45 pin 3. On page 57, pins 13, 12 and 5 of the LS175 should be labelled Ye, Y; and Y₂ respectively.

A set of three programmed roms is avail-

able from Brian Woodroffe at 632 Queensferry Road, Edinburgh for £23.50 inclusive. Technomatic (see advertisers' index) will supply all i.cs mentioned in this Disc-drive interfacing is described in the

next article.

References

E. Westfield, Memory system strategies for soft and hard errors, Wescon '79.

continued from page 48 indebted to Keith Fressin, who wrote the

SOFTBOX software, for providing roms 385 and 386.

References 1. P. G. Barker, Data Transmission Between

- Micros, Electronics and Computing Monthly, 2(5), 1982, 21-25 and 46-49 2. P. G. Barker, Introducing CP M. Electronics and Computing Manshly, 1982, in press.
- 3. A. Osborne and J. Kane, An Introduction to Microcomputers: Volume 2 - Seec Real Maraprocessors, Osborne & Associates Inc. California, 1978, Chapter 10, pp29-49

- 4 Commodore Business Machines Ltd., CBM PET 3032N Professional Computer User's
- Manual, Publ. No. 320856-3, June 1979. 5. Commodore Business Machines Ltd., CBM PET Series 8000 User's Guide, Publ. No. 320394, 1981
- MOS Technology Inc., MCS6500 Microcomputer Family Hardware Manual. Publ. No. 6500-10A, 2nd Edition, January
 - 7. E. Fisher and C. W. Jersen, PET and the EEE-488 Bus [GPIB], Osborne/McGraw-Hill, California, 1980. National Semiconductor Corporation,
 - SCMP Technical Description, Publ. No. 4200079B, September 1976.

- 9. L. Williamson and R. Dale, Understanding Microprocessors with the Mk 14, The Macmillan Press, Bristol, 1980.
- Small Systems Engineering Ltd., 2-4 Can-field Place, London NW6 3BT, UK, SOFTBOX User Manual, Revision 1, 1981.
- 11 J. Kane and A. Osboene. An Introduction to Macrocomputers: Volume 3 - Some Real Support Devices, Osborne & Associates Inc., California, 1978
- 12. P. G. Barker, Computers in Analytical Chemistry, Pergamon Press, Oxford, 1982.
 - 13 MOS Technology Inc., KIM-1 Microcom-puter Module User Manual, Publ. No. 6500-15B, 2nd Edition, August 1976. 75557

Interface circuits and software for disc-drive control are main subjects of Brian woodroffe's third article describing his 8809-based microcomputer. First, operation of the zideo controller is concluded and i/o software discussed.

Character-code and row information for the video-controller i.e. is supplied as an address to a character rom. Character information for each row is fed to an LS165 shift register and serial output from this register is combined with synchronization signals in an analogue gate to give a standard IV p-p composite-video signals which is subsequently fed to a u.h. medulator.

is unbacquently feet to a u.f.l. modulator. The dost clocks, consisting of a Schmitt-The dost clocks, consisting of a Schmitt-Indian control of the control

Two further video rams store text normally lost at the top of the screen. A switch allows a page of lost text to be displayed.

Terminal and I/o software

The Forth reset routine checks to see if there is an M6830 present and if not automatically redirects terminal i/o routines from the RS232 interface to the p.1.a. for parallel i/o. Forth words giving access to user ports are included in this operating system. These words, P@and Pl act in the same way as Forth words @ and I except that they allow access to user for norts.

The software-deriven output word, P.) makes data available on the p.i.a. B lines than satisfable on the p.i.a. B lines than satisfable on the p.i.a. B lines than software is address cooled on the A. Bosson, Orderiven F. S., creats data which all connect to 1.8.77 blatches and input pours to 1.8.74 buffer. Rott-strobe lines sure decoded from the p.i.a. A lines using \$1.518 and eight write ports can be connected and and eight write ports can be connected to this hardware and if more ports are needed here a further \$6.21 p.i.a. could be connected and mapped into the USER variable-decimal codes for Buff. T. are at followed:

left (backspace) right (tab)

10 down (line feed) 11 up 12 home and crase

carriage return
 home
 carriage return and line crase

Disc interface hardware

Interfacing to the floppy disc⁶ is done using the most readily available controller. The author is with Hewlett Packard in research and development. by Brian Woodroffe

since it is cheaper than using s.s.i./m.s.i. devices. Complexity of the WD1793 controller is comparable to that of the 6809. The first problem was interfacing an 8808 style peripheral to the M6809 bus, the main difficulty being the writing datahold times.

The problem of data-hold times was solved using the memory-ready signal, MRDY, which when active (low) holds the processor clock cycles in an E-not-Q state for at least one quarter of a bus cycle. This quarter cycle provides the hold time. The memory-ready signal triggers a monostreous multi-bratous cash time the processor wants multi-bratous cash time the processor wants between C000 and DFFF on the rising edge of the Q clock and this sismal forms

the floppy-disc controller write signal. A read signal is derived from clocks E and Q. Interrupt and dista-requiest outputs of the floppy-disc controller are connected to the processor FIRQ pin so that data transfer can take place using the M6809 SYNC instruction. As noted before, a floppy-disc drive's data rate can cause problems when d.m.a. is not used. In double-density recording on a 5/win floppy using with the controller, the worst-case distance of the controller worst-case and the controller controller. The worst-case distances are its 27 subwrc. Coding is

shown in Table 1.

The trick is that SVNC stops the M6809's execution without affecting the choicks until the floppy-disc controller interrupt occurs and the processor resumes execution. This provides quick synchronization between the processor and controller. Despite that medifying the direct-page register gives quicker access to the f.d.c. which is in high memory, this feature was

not used because of the extra coding needed. Had the processor clock been slower this alternative might have been necessary.

Interfacing the floopy-disc controller to the drive in the next problem. Most of this is covered in an ANSI standard but the problem of clock recovery remains. Before the control of the

incoming bit's position.
Although it gives the best performance, a phase-locked loop circuit was rejected on grounds of cost. Instead a crystal clock running at eight times the nominal read lock; is used and advisel-by-eight version of this clock is plased with the incoming interaction of the clock is plased with the incoming interaction of the clock is plased with the incoming bit treats as synchronized to the crystal clock (x8) to produce pulses with countried to the coursely defined widths using an LSPA. This pulse stream is fed to the flooppy-disc controller (RAW READ).

controler (RAW READ). The revisited by an The reading clock is fermilable for clock in the result of the control of the controller wasts to read the disc, when the counter is enabled by the readgate signal. This counter would normally for or an at about the nominal clock rate, but it is synchronized by septing the raw frequency locks is D output (READ LUCK), so that it changes mid-way beween input bits. As the maximum number of bit cells without read bits is for out of rhouse.

Table 1. Code showing how the M6809 SYNC instruction is used for floopy-disc drive data transfer.

STB FDC F7C000 BRED2 SYNC 13 LD8 FDC F6C000 BITB #2 C502 BEQ BRERR 2710 LDA FDC+3 B6C00
STA 0, Y+ A7A0 LEAX -1.X 301F BNE BRED2 26EF BRED3 LDB FDC D600 BITB #1 C501 BNE BRED3 26FA BRERR RTS 39

Y=pointer to data destination X=byte counter

Problems with phasing are most noticeable when double-density recording is used, so a means of preventing bunching of the bits is used. Precommensation overents bunching by moving the written data bits slightly relative to the nominal position in a bit cell so that when the data is read back the hits appear to be in their correct positions. The matter of precompensation depends on the drive used. For those drives that do not require precompensation, including the TEAC FD50A used in the original design, the precom-

The disc should be set to respond to its address and head-load on drive select and not to the motor-on signal, i.e. the TEAC FDS0 disc drive should be set as follows (for further drives, follow the same nottern).

DRIVEO

HS=set, MX=set, DS0 set. DSI DS2 DS3=umage HM=disconnected. DRIVE 1 (if firted) HS=set, MX=ser, DS1=set. DS0. DS2. DS3 = unset.

pensation circuit is omitted

HM=disconnected. Disc-interface software

Under command of the c.p.u., the floppydisc controller takes care of head positioning, sector positioning, data serializarion and cyclic-redundancy checking. As soft sectoring is used, sector positioning is determined by the address record read from the formatted disc. The controller may be programmed to format the disc. So long as certain inter-record gap and record sizes are adhered to, the formatted disc capacity may be increased. Table 2.

Different systems use different sector formats9, numbers and sizes of sectors and sector numbering systems. In this system, all variables associated with disc formatting are defined by the user which means that most disc formats may be read. The sector size is written into the address record of each sector so it is possible for the system to adjust its buffer size to that of the disc. Forth word PDISC is included to read the current disc and set parameters termed DENSITY, B/BUF and SEC/TRK to those associated with the disc. Only formats mentioned in Table 3 apoly to the disc format program and ?DISC

When formatting a disc, it can be advantageous to interleave the sectors on a track With this in mind a dummy word SKEW was included which is currently defined as no operation, but it may be redefined to perform an interleaving algorithm during formatting, Table 3. Defining Forth word FORMAT for disc formatting is shown in Table 4

Forth treats all disc memory systems in the same way, i.e. as a contiguous set of 1024byte screens, hence the choice of a v.d.u. Main Forth words used to gain access to screens on a disc are R/W, which moves data between a disc and memory, and BLOCK. As disc sector size depends on format, words BLOCK and constants B/BUF, bytes-per-sector, SECTRK, sectors-per-track, TRK/SIDE, tracks-per-

Table 2. Capacity of a formatted disc may be increased provided that certain record sizes and gaps are not ex-

Density	Si	ngle	Double		
Sectors/track	128	258	258	512	
	18	10	16	10	
	2048	2560	4095	6120	
	82K	102K	160K	2058	
	100%	125%	200%	2503	

side and SIDE DISC provide a means for Forth to work out which sectors make up a screen. The size of virtual memory buffers in Forth should be the same size as a

Time taken for the head to nosition itself over the relevant track is a major constraint when using disc drives. Other time

factors for a 51/sin floopy-disc drive are motor start-up time, head-load time and rotational latency. To speed up access time for double-sided discs it is usual to physically combine two tracks on opposite sides of the disc into one logical track. This minimizes head seek time for it is likely that the sector required will be on the same bigger logical track and the time taken to main access to the other side of the disc is governed by the time taken for an electrical switch to act rather than by the delay of a mechanical head seek. But since Forth treats all discs in the same way, including this feature would have meant that one could not mix single and double-sided disce

When using the Teac FD50A disc drive. access time is dominated by the start-up time of 1s. If faster disc drives are used, time constants may be changed (discussed in a following article). Start-up time and head-stending rate constants are moved into ram from eprom by the Forth start-up word COLD and may be modified to suit faster drives. Forth constants normally hold the values of constants in the parame-

FORTH HEX

FORMAT

ter-field address (p.f.a.) but as this system is rorn based, modification of the constants would not be possible so they are coded with a new contine which stores the value in ram. This list shows how the constant DENSITY is altered from single to double density and gives other constants and their

DENSITY =1 (double density, 0 for unale density)

meanings.

BBUF =512 (number of bytes per disc sector) SECURE -16 (number of sectors per disc track)

TRK/SIDE# (number of tracks on disc. normally 35-40 for a mini-

SIDE/DISC=1/2 for double-sided) SEC-OFST =1 (for numbering sectors 1 to n, 0 for numbering 0 to

(value to store, returned after execution of DENSITY) DENSITY (find DENSITY p.f.a. address) (p.f.a. in this special constant

meints to constant position) (store 1 chere) Power supply

Only one 15V secondary winding is required on the transformer to provide a low-current -5V supply for biasing the dynamic rams, +12V for the rams and floonwalise drive and +5V for all logic circuits. A minimum value for the unregulated supply is determined by the 12V rail; unregulated input should be 20V to ensure adequate regulation with low mains supplies. Heaviest current demands are on the 5V supply and using a linear regulator to provide this rail would have resulted in excessive heat generation with a loss of efficiency so a switching regulator was designed.


(select Forth and hexadecimal number base)


Table 3. Example of a routine for defining dummy word SKEW to give interleaved formstting.

: SKEW1 DUP 1 AND IF	(new word, duplicate sector # to be interleaved) (only even sectors are interleaved)
SEC/TBK 2 / FE AND	(sector offset by half the disc)
+ SEC/TRK MOD	(add offset and keep with 0 n-1 sectors of track)
THEN:	
SKFW12 -	(find c.f.a. of new interleaving address)
'SKEW!	(find old skew p.f.a. and overwrite no-op there)

Table 4. Routine for defining Forth word FORMAT for disc formatting.							
: FORMAT	start compiling the word format)						
0 DR-SEL 100MS BATE CMND	(turn disc drive on, seek track 0)						
#SIDES 0 DD	(do for both sides)	-					
TRK/DISC 0 DO	(do for all tracks)						
DP 6	(save pointer to scratch area)	-					
LI RLD-TRK WR-TRK	(build up image of track, write it out)						
"track/side/status w" L. J., CB	(inform user, 0=good status)						
1 STEP	(step in for next track)						
DPI	[recover scratch area]	190					
LOOP							
RATE CMND LOOP	(for other side)						

| carry out format|





After bridge rectification and capacitive filtering, the 15V r.m.s. transformer output gives approximately 20V. Dynamic rums are sensitive to the sequence in which power is applied to them so the supply had to be designed so that —5V appears first, followed by +5V then +12V.

Heart of the switch-mode power supply is a relaxation oscillator, the squarewave output of which feeds a charge pump to produce about -20V peak. This is regulated by a zener diode to produce -5V. Reference for the +5V supply is a 10V zener diode connected in a feedback loop to maintain constant current even when

Disc interface uses a readily available controller which works out cheaper than an equivalent ofrcuit using as.i./m.a.i. devices. Clock information in data read from data is symbronized using a crystal-controlled oxillator running at eight times the rate of the incoming-data clock. The prototype computer has a standard Teac 51/4in flatory-disc disch.

Switch-mode power surply uses one 15V ms. secondary winding for +12V mSV and high current +5V rails. Frequency of the releasation consiliator is 17VL; giving the best compromise between smaothing compromise between smaothing component sizes and loss in efficiency due to switch transition times existing every at dynamic cama roceive their three surply dynamic cama roceive their three surply characteristics.

the 20V unregulated supply varies. An error signal derived from the +10V reference and +5V supply, and the relaxation oscillator triangle wave are fed to a comparator. A portion of the triangle wave depending on the magnitude of the error signal is fed to the switching transistor. This pulse-width modulated base drive is disabled when the -5V supply is not

The free-wheel diode, inductor and smoothing capacitor are fed by the switching transistor and are chosen with the operating frequency in mind. Around I7kHz is used since it is the best compromise between high-frequency losses and component size. At low frequencies the smoothing capacitor and choke become too large and at high frequencies the switching transition time takes up a large portion of the cycle time and efficiency is reduced. Unregulated supply passes to the 12V monolithic regulator under control of a transistor switched by the +5V supply. To nevent over-ordinate problems, an s.c.r. is

included which switches on and blows the secondary winding fuse if either the +5 or +12 rails rise too high.

To be continued with construction tips, parts

list and vocabulary.

6. J. R. Warkanson, Disc drives, Wareian Horld, Mar. – May & July-Dec. 1982, Juli. AME 1983, especially Oct. & Nov. 1982.
7. American National Standard, Interfaces between Bradble date drives and their host control lers, X3-80-1991 (ANSI).
8. J. F. Horppere & L. H. Wall, Encoding-coding richniques double flooppy-disc capacity. Computer Design. Feb. 1989, pp. 127-135

 E. Kadison, 5.25in floppy-disc formats, Electronic Denga, 23 Dec. 1982, p. 135

Construction tips for the 6809-based Forth computer - part four.

Most of the prototype version of this computer was constructed on one wire-wrapboard. The number of signal busse rendered anything other than a multilayer printed circuit board an impractical solution without splitting the circuit mos rejected to climinate buffers associated with long cable runs. Wire wrapping provides connections at least as good as solder joints through cold welding between the wire and clears of the right provides and called the right pro-

All main memory, refresh circuit, microprocessor rom and interface i.cs are mounted on the main 229 by 178mm board, as are the video-display processor and memory. The analogue video gate and RS232 driver are built on two 16-pin dip headers. User-port hardware and the discdrive interface between the floppy-disc controller and the drive are housed on a second wire-wrap board. There are many connections on the board so a powered wrapping tool, a stripping tool and different coloured wires for different functions are useful. Copper-clad board was used for the power supply, which should be constructed before the main processor

Dynamic ram takes little static current but substantial pulses, reaching toward

by B. Woodroffe

80mA per device over a few nanoseconds on some clock edges. Altihough the rams work within a 10% voltage tolerance, for reliable operation substantial local decoupling must be included in the +12 and -3V rails to overcome power-line inductance; each ram has a 0.1µF ceramic capacitor on both supplies. Further 10µF bulk decoupling capacitors were used, one be-



Voltage transients at the 4116 dynamic rams showing from top to bottom the E clock signal and +12V, +5V and -5V supply lines with a 200ns/dy timeless. tween each four devices, Decoupling capacitors for the 5V rail were used throughout the design at the rate of one 100nF component for each six i.e.s. As with the RAS/ CAS/WE damping resistors, the design seems robust since the ram was initially built and worked without decoupling (see rehotograph).

This is a large project and all construction errors were found to be the result of either miswiring or plugging in the i.c.s wrongly. Dynamic rams I currently use got very hot when I plugged them in backto-front. Construction should start with a minimum system, i.e. c.p.u., p.i.a., coroms and a 16K ram. At switch on, the lamp connected to the p.i.a. B-port Do line will go on then off. The state of this lamp then monitors the state of i/o data on the line. Ram-select lamps will stay off. V.d.u. hardware is self-contained so an idea of its performance can be seen on a tv screen without involving the main processor as the video i.c. generates its own characters.

the video i.e. generates its own characters, Connection of the parity circuit to HALT should only be made after the ram circuits are known to work, i.e. when the system ready message can be displayed consistently. Should the R522 connection consistently. Should the R522 connection consistently. Should the R522 connection citlly if a signal at the a.c.i.a. coppur can be seen on resetting, is that data lines on pins two and three are crossed. Another problem could be that the R523 terminal

krian We elopmen	at Hew	works in research and de- lett Packard. supply lines with a 2					two and three are crossed. Anothern could be that the RS232 termin	
Main-board components			Integrated circuits Ref Qty Pins		Type	Comments		
Resist			11	1	14	Type LS280	parity checker	
Value		ty Function	12-110	9	16	4116	see note	
	_ a		21	1	28	13242	address multiplexer	
10k	8	pull-up, FIRQ, IRQ, NMI, VFQE, RESET, video	22-210	9	16	4116	see note	
		and RS232 output	31,67	2	20	LS245	bi-directional buffer	
10k	2	pull-out parity, video ram, 8-resistor sil packs	32-310		16	4116	see note	
100	- 1	dot-clock	41,44	2	14	LS04	hex inverter	
500	- 1	dot-clock trimmer	42,47	2	14	LS00	guad 2-input NAND	
20k	- 1	monostable timing, 5%	43,72	2	12	LS02	quad 2-input NOR	
400	4	pull-up, led	45	1	16	LS112	dual JK bistable multivibrator	
33 75	5	damping, RAS, CAS, R/W	46,53	2	16	LS161	sync. binary counter	
75	1	video output	47,48	2	14	LS37	guad 2-input NAND clock driver	
150	- 1	video output	51	1	40	M6809A	microprocessor, 1.5MHz	
1k	5	video and RS232 output	52	1 .	16	LS139	dual 2-to-4 decoder	
2.3k	- 1	video output	53	1	14	LS122	monostable multivibrator	
4.7k	1	video output	54	1	40	WD1793	floppy-disc drive controller	
2k	- 1	video output	55	1	40	M6821	p.i.a.	
2k	- 1	video output, trimmer	62,63	2	24	12732	4K by eprom, T _{ecc} =450ns	
5.1k	2	RS232 output	56	1	16	LS175	guad D bistable	
			66	1	16	LS157	guad 2-to-1 line multiplexer	
			71	1	24	M6850	8.C.i.8.	
			73	1	14	LS86	quad 2-input ex-OR gate	
			74	1	14	LS132	quad 2-input Nand, schmitt	
Capac	itors		75	1	28	EF96364	video display controller	
Value	Qtv	Function	76	1	20	LS240	octal 3-state inverter	
100e	2	+5V decoupling, 25V	77,78	2	18	2114	1K by 4 static ram	
20a	2	+12V decoupling, 25V +12V decoupling and reset, 25V	81	1	14	LS00	guad 2-input NAND	
10u	8	-5V and +12V decoupling, 25V	83	1	14	LS04	quad 2-input NOR	
100n	57	-5, +5 and +12V decoupling	84	1	16	LS161	sync. binary counter	
20n	2	crystal decoupling, 10%	85	1	24	12716	2K by 8 eprom, T _{ass} =450ns	
20p 51p	- 1	dot clock, 5%	86	1	20	LS273	octal D bistable	
			95	1	16	LS165	8-bit serial shift reg.	
20p 1 monostable timing, 5%				See note for other i.c. locations				

Other com

2N2222 5 1N4150 2 2N2907 1 video, RS232 output transistors video, RS232 output diodes RS232 output transistor Le.ds 4 A 00MHz crysta parity checking, high-efficiency red

1.008MHz crystal DP heeders for video end RS232 output DP resides for video end H5232 output 25-pin D-type connector for R5232 output Single-pole two-way switch for display-page select Three, 16-way insulation-displacement connectors Vero 07-0130A wire-wrap board

Wire-wrep pins (1 packet), wire, tool, un-wrap tool and wire stripper. Wire-wrep sockets: Quentity 18

Notes
Memory circuit was designed using Mostek MK4116-3 data sheet and most critical lifning specification was 1 to 235ms sheet and most critical lifning specification was 1 to 235ms per 335ms plugs a b and respectively. Positions (6.2, gene also 16-pin dfl for MS232 and video signals. Resistors are 10% and cepectors are -807-20% except where tolerances are given.

Disc interface

Qty Type LS244 LS123 LS161 LS163 LS74 LS74 LS14 LS04 K1160

octal buffer standard t.t.l. guad NAND, o.c. dual monostable multivibretor 4-bit binary counter

4-bit binary counter duel D bistable multivibrator hex inverter, schmitt hex inverter 8MHz oscilletor (Motorola) 3-to-8 line decoder

Other components

Wire-wrep socket, 14 pin (4 off) Wire-wrep socket, 18 pin (10 off) Wire-wrep socket, 20 pin Wire-wrep board 176 by 110mm, e.g. Vero 02-0120H 34-www insulation-displecement

34-way insulation-displacement ceble to drive Disc drive, e.g. Teac FD50A (up to 4) Drive power connector (AMP1-4804 Pins for ebove connector (AMP60617-1, 60619-1, 4 off)

68619-1, 4 off)
Decoupling capacitors, 100n (6 off)
Decoupling capacitor, 100µ
Input resistors, 333 (4 off)
Input resistors, 220 (4 off)
Timing resistors, 30k (2 off)
Timing capacitor, 2µ 10V
Timing capacitor, 2µ 10V

Alternativa oscillator components Hax inverter, LS04 Resistor, 464 (2 off) pacitor, 20; ystal, 8MHz



takes too much current from the -5V supply, an indication being that the rams persistently give parity errors on power up which disappear when the RS232 terminal is disconnected. Forth response OK is preceded by the stack depth. The problem of driving capacitive loads

terface board to the controller. Although the prototype worked with the undershoot, it was cured by taking an inverted version of the required signal back to the main board and inverting it

with l.s.t.t.l. outputs showed up as un-

dershoot in signals passing from the in-

Power supply

op-amp/comparator, alternative 158 op-amp and 193 comparator 12V, 14 regulator n-p-n (4 off) p-n-p (2 off) MC3405 M7812 2N2907 2N4036 p-n-p (2 off, p-n-p (2 off, 1N437 1N4371 N4372

1N963

8m

0.13

133

200 680

1k 1.5k

1.96k

MDA970-2

s.c.r. ref. diode, elternative 1N960B 9V zener zener, 2.7V zener, 3V, elternative 2.7V zener, 5.1V zener, 12V

fast recovery diode bridge rectifier, 4A diode, alternative 30V switching diode, pref. HLMP-1300 high-efficiency red led, 2,2V drop

Capacitors 1n 470n 100n (2 off 22u

10V tantelum 12V low equivelent series resistance, e.g. Spre-que 672D046 or Dubilier UPC1052

40V, alternatively 4m

0.25W 0.25W (6 off)

(5 off)

preset pot.

Transformer is a 15V r.m.s. 2A type and should be protected by e 500mA slow fuse. A mounting kit is required for the 2N6476, a cooling tab for the T05 transistor and the toroid is en Arnold A-930157-2 with 35 turns

of 21 s.w.g. (not 19 s.w.g. es on the drawing). The toroid is available from Walmore Electronics Ltd, 11 Betterton Street, Drury Lane, London WC2H 9BS

there with a spare l.s.t.t.l. gate. Capacitance of the insulation-displacement connection between the two boards was avoided in this way. Spare connections on the inter-board connector should be grounded and ground should be placed near active signals, e.g. clocks, disc data.

Although for 8K of memory one gets a compiler and operating system and programming and execution unit there is still much to be done. I think that games are one of the best ways to learn about computers for the definition of a problem to be solved is often as difficult as solving the problem. Forth is particularly suited to games programs - the Byte game contest was won by a game written in Forth10

Reference 10. A. Saunton-Angus, Cosmic conquest, Byse, Dec. 1982, p.124.

Further reading

C. H. Ting, Systems Guide to Fig-Forth,

Mountain View Press. Forth Dimensions, Forth Interest Group, PO Box 1105, San Carlos, CA94070 (bouse magazine (or members).

Brian Woodroffe bas found a way of speeding up disc operations and data-transfer rates so that faster units such as the Sony Microdrive and 8in drives can be used with the Forth computer. Descriptions will follow

Exceeding Brian Woodroffe's earlier expectations, his 6809-based Forth computer can be used with disc drives requiring high data-transfer rates - including Sony's microdrive and 8in floppy-disc drives. Access times for standard drives can also be reduced using a minor hardware modification.

by B. Woodroffe

sering the two monostable multiplicators

I found it galling that my 1.5MHz 6809 Forth system could not be interfaced with faster 8in drives, especially as these are often available second-hand at bargain prices. I have not yet got an 8in drive but I have been fortunate enough to try one of the sub-5in drives from Sony which has the same data rate as 8in drives. There is as yet no de jure standard for microfloppydisc drives but within Hewlett Packard. the Sony drive is the de facto standard. The first problem is to build a data-service mutine that services the disc at a rate better than Hus/byte. Although nominal discdata transfer normally takes 16µs/byte, Western Digital specify 11 and 13us worstcase service times for write and read respectively.

The previously used software loop (Wireless World, June 1983) achieves far worse than 11us, even with the M6809 direct-page register modified to make the shows that two functions are being carried out - a byte is transferred between the WD1793 controller and ram, and bytes are counted to determine when the sector operation is completed. If the second function could be dispensed with the remaining loop would be much smaller and faster. There would be a small penalty in that the ability to read from and write to consecutive sectors would be lost as no byte count is kept. The problem now is how to break out of the disc-service software loop. Fortunately the controller gives hardware help here in that the IRQ line is activated on completion of every command; the DRO line is activated for each byte transfer.

controller i.c. accessible through direct

addressing. Analysing the software loop

the processor clear its SYNC state, thus synchronizing controller/processor transfers operations. Interrupt request IRO is tied to one of the other M6809 interrupt lines so that when a read or write-sector command is complete the processor aborts its current data-transfer loop activity and commences the interrupt routine. On application of the FIRO signal the processor does not abort the data transfer loop and carry out the FIRQ routine because the program

inhibits the FIRQ interrupt by holding the

DRQ, connected to the M6809 FIRQ line,

is used in the data transfer loop to make

should be grounded senarately. Interfacing 8in drives

one disc call. Keeping the disc constantly rotating is the easiest way of avoiding this delay but this was rejected because it shortens the life of the drive even though the motor is a brushless d.c. type. The method chosen relies on the fact that disc access operations are not uniform in time i.e., they are likely to come in bursts, especially when loading or listing screens from a disc and as a result of the virtual-memory buffer replacement algorithm described above. Keeping the drive running for a short while after a disc access is made means that it is likely than the disc will be running when the next disc

After using the computer for a while I

became discontented with the disc system

because the software caused a one second

delay each time access to the disc was re-

quired. This waiting time is needed to

allow the drive to reach its operating speed

- the software doesn't know whether the

disc is running or stopped before access -

and much of the benefit of the virtual

memory system is lost because of this de-

lay. Forth keeps data from a number of

disc sectors in memory. When data from a

sector that is not in the main memory is

requested by the program. Forth overw-

rites one of the buffers with the required

data. But if data in the buffer has been

changed Forth first sends the data back to

the disc so there can be two Is delays for


access is required. Normally, the disc-drive motor is turned off by the disc-select signal going false (p.i.a. A port, D6, 0 to 1) when the program finishes using the drive. In the modification the drive motor enable signal is held true for five seconds after the driveselect signal goes false by a monostable multivibrator triggered by the trailing edge of the p.i.a. signal. As the software always assumes that the drive is up to speed and available, even though the monostable i.c. might have completed its cycle, a means of ensuring that the WD1793 controller doesn't try to access the drive during the motor start period is required. During this period the ready signal is held false by a further monostable multivibrator fired by the drive-motor start signal. A low-pass filter after the NOR gate combines the two sources of motor-on signal to allow for the set-up time of the 5s monostable

This small hardware modification, consisting of two s.s.i. devices relieves the software of all considerations of motorstart latency. To prevent erroneous trip-

Brian Woodroffe works in research and de-velopment at Hewlett Packard.

List 1. In this design the following Forth

orus are available	are available.			FIRQ mask bit in the condition			
12.5	CHECKER	HERMEN	ERRANDH	(Liner)	(+L00*)		
(000)	1			\$1017	(FTWD)		
FIRELISE	CHIT		1 (EXST1894)		CHOVE		
					305		
500	No.	27.			D-1		
W11415	INTRIS						
200		164			1909		
7/100	1.7	15/76/00					
4"	241						
65	6				aue.		
		C9					
(393,36)	35553						
		2	3				
FallsT	Linii	1568		50			
116	#20 58	SIGNATURE.			VOC-LEAK		
PLE	200	041					
P088693	31455	DWSC	DPL.				
11	16.3	CDL (\$1955)					
	5.						
	STAGE.	ricy.	DAK				
TRACE MAP	LATEST	1.54					
	19 KHORDE	PODMP	TERRE	PAIRS			
71 040 0 45 201 1 may)				
MILITAL	CHOSES	LD8912	TYPE	-TRADLING			
201	4 00		DEP IN				
Massi	& RPS-ES	GREAT.	×	PELL	HRAGE		
Filip	100.2	rep	ubito.	CALMIDERY			
1 1100		LEGISE			COMPTLET		
- tipazi	BLTILES.	ENTERMET	IMPEDIATE	AGCUSOLVICA			
1994	BUIT	400KT	CILLO	HARK			
1688		<36gr	(LENE)	1.2ME	MESSAGE -		
1991	19970		FEBRUAT.	INVOS			
1900		Det	LDDP	11,00P	UNTIL		
25015	AGA TH	HEFCAT	16	FL90			
- E	Ca	2.5	STDR				
Char	D.		>	1151	THREE		
	98.251	B2519F	3/201	SCROPEA	ORCELE:		
1078017	101		DEDEC	16.7M	COST		
1000	CPTY-NEDS		FL 054				




overall access time by keeping the drive motor running for five seconds after the computer tells it to switch off. This significantly reduces the effect of a one second delay required for the motor to start up since disc-access operations tand to come in bursts.


U.h.f. modulator connects to the videocontroller circuit output (see June issue) so that the computer can be used with a standard tv set.

gister set. The controller intercupt-request line IRQ, being connected to the procestor's non-markable interrupt input NMI, can never be masked so when this line is true the processor must be interrupted and goes to the routine requested by IRQ. The processor IRQ interrupt-request input could have been used but I wanted to leave it free for expansion.

For sector read and write operations the disc controller interpups on transfer of the last byte. In the case of a sector-write operation the deat-transfer routine is finished when the last byte is written into the controller. In sector read operations the controller, in sector read operations the data transfer routine is finished not when the last byte is read from the controller, but when it is written into the ram sector buffer. So when a sector is written the



controller interrupts after air data transfers have laken place but when sections are read not a controller and the section and the software loop before the last memory-air sage operation is carried out. Worse still, latency before the controller interrupt is variable so when an interruption is made, whether or not the memory has been updated remains in doubt. The Solution I chose was to code the data-transfer loop to data from the controller and writing it into data from the controller and writing it into the memory. Inclusion of a no-operation, NOP, increases the data-transfer loop time to inst under the allowable maximum of 15% to ensure that the controller shaws inserrupts before the processor can write byte inso memory; the first operation of the interrupt routine is to write that byte inso memory. Unfortunately this writing operation done outside the data-transfer loop means that the interrupt routine is exector reading and writing must be different.



Notes - By changing contents of location 'vectors' the write reutina exits from its loop to location 'WNM!'

- Vectors' is in raw, all other locations are earns

The processor starts its interrupt sequence by pushing appropriate registers onto the stack and jumping to ode pointed to by sector in high memory. In this Forth year-took particularly the processor in the proc

Normally an interrupt routine is completed by a return-from-interrupt instruction which restores processor register values to those prior to the interrupt, i.e. restore context. In this case the interrupt vector is being used as a jump instruction to jump out of the data-transfer loop so the first operation in the NMI routine is to Diagram of program flow during a sector read on the Forth computer. delete saved registers (LEAS 12,8). As the controller is connected to the non-maska-

controuer is connected to the non-massable interrupt line there is the potential for the occurrence of an interrupt when one is not required. To prevent this the NMI vector points to a safe routine when not in use which reads the controller status register, clearing the cause of the interrupt before carrying out a more normal return from interrupt, RTI, operation.

Extra signals to the disc drives, e.g., track 42, should be inverted and buffered using standard t.t.l. open-collector drivers (7438) as used for the WGATE signal. Extra input signals from the drive such as READY should be buffered using say two LSI4 gates, and terminated as previously LSI4 gates, and terminated as previously the drivers of the drivers of the drivers of the ready signal, eliminating one of the monorready signal, eliminating one of the monortable multivibrators connected to the indexline but I did not. Also I connected my motor-on signal (5.25in drive, pln16) to the Sony drive head-load line, pin 14, whereas I should have used hold, HLD on pin 28 of the controller. These minor modifications were made because I still intend to use 5.25in drives as they currently offer better value for money than the Sony drives at one-off prices.

The matter of write-precompensation has not yet been resolved. I found by trial and error that for the Sony drive at least write-precompensation is not manadatory. It might be necessary for older 8in drives, and in commercial products to minimize the number of attempts to read the disc. Details of precompensation circuits are given in the Western Digital handbook

and reference two.

For drives that keep the disc rotating, such as Sony's and most 8in drives, the disc speed-up hardware previously described should not be fitted but the drive should be connected with the motor-on

List 2. Forth words specific to this system

Note the expected of data core and off the otech in about the pic the investor of this converse of the stack (SSing of Stack) and produces the converse of the stack (SSing of Stack) and produces their converse of the stack (SSing of Stack) and produces their converse of the stack (SSing of Stack).

. RPMAX., indi:

If year variable containing the marrows depth of data
stack allowed for this user
.SMAX. add:

I WARD to there a both in Frank a best than one of the SHAT

- o MMDD to care a byte far mad a byte firm see of the see parts.

- of MMDD to care byte far, JPE, Jalle 1

- disconting the for simple density - 3 for dashir ferrity.
- 1000137 in both the discontinue top of stage
- 100013 in both the discontinue top of stage
- 100013 in desirer the discontinues.

uro ir 5116 (015)

werely of mice, it from content of small of fee in the series, and the series of the s SECUTER TERMINE

walled at log as sease

"I call Jow as German and Joseph and Josep ucce

of sizes ... step: the figures of set 10 to 102-0 of sizes ...

value . SELK. — should distribute an account of the distribute of 8 - nos

Street William particles are income.

Additional particles discussed a discussion of the discussion of 800-67E

which we first 1,000-000 called the work of the control of the con 785 us

on MATE to enhance on networky the content of neith sections. Math law then of vision in the second of their risks particular to excitately a memoral case wered, their risks particular to all the control beauting of the case does about the neither of all cases all the control beauting of the case does about the neither of all cases excitately in the of their well and for the vision of the cases particular and the cases of the case of the cases of the case of the case

signal permanently true, i.e. grounded. Software issued (first revision) assumes

the presence of disc speed-up hardware and includes the faster data-transfer loop. I will supply a drive pin connection list and format program for the Sony drive that can be modified for 8in drives to readers sending an s.a. c. to me at 632 Queensferry Road, Edinburgh, The Forth word BLD-TRK in eprom is only suitable for mini-

Thanks to Hewlett Packard for the use of their test equipment and Sony for the loan of a microdrive. Software used, based on the FIG model, was prepared on an HP64000 microprocessor development

Integrated circuits 87 and 88 were missing from last month's components list. They are 2114 static rams. In the photograph of power-supply spikes, vertical sensitivity for all but the clock signal is 0.5V/div

References J. Borin, Floppy incompatibility, Systems International, May 1983, p.61. J. Hoteppner and L. Wall, Encoding/decoding techniques double floppy disc capacity, Computer Design, Feb. 1980, pp. 127-135. (2007)

Brian Woodroffe plans to describe the Forth language in a subsequent series.

Wireless World Forth computer Introduction, c.p.u. and memory circuits, May 1983, pp. 548.
Circuit description, video-controller circuit and periphenals, June 1983, pp. 55-8.
Software, disc controller and power supply circuits, July 1983, pp. 58-61.
Construction tips, August 1983, pp. 44,45.

Complementary current mirror

Current mirrors with transistors of the same type of conductance are well known and widely used in integrated circuits2. It is possible to create the configuration with similar properties using complementary transistors also, Fig. a. Accepting the usual assumptions² that $I_{CI}=I_{SI}exp|V_{REI}|/V_{T}$

Ic=IsexpVnpy/Vn I_{BI}=I_{CI}/β_{FI}

and In- In/Bro, the output current is

$I_{C2} = \frac{I_0}{\left(1 + \frac{1}{\beta_{F1}}\right) \cdot \frac{I_{S1}}{I_{S2}} + \frac{1}{\beta_{F2}}}$ with |Vum|=Vum. If the technology

allows two complementary transistors with Is = Is, then

$$I_{C2} = \frac{I_0}{1 + \frac{1}{\beta_{F1}} + \frac{1}{\beta_{F2}}} = I_0 \left(1 - \frac{1}{\beta_{F1}} - \frac{1}{\beta_{F2}}\right)$$

as in the ordinary current mirror. Usually n-p-n and p-n-p transistors in an integrated technology are produced by different methods and parameters Is and Is-



Complementary transistor current mirro matched transistor (a) and matched emitter resistances (b)

are not matched. But the discrete current mirror with matched resistors in emitter circuits works reasonably well, Fig. b. In this circuit

 $I_{E1}R + |V_{BE1}| = V_{BE2} + I_{E2}R$ ond

 $I_{E_1} = I_{E_2} + \frac{|V_{BE1}| - V_{BE2}}{n}$

If transistors are designed for compleme tary operation, say 2N4401 and 2N4403. and emitter resistors are matched to within 1% the error is 2 to 3% without preliminary transistor matching. The gain Ber of a discrete p-n-p transistor is usually high and the collector currents happen to be matched also. - I. M. Filanovsky, University of Alberta.

 F.J. Lidgey. Looking into current mirrors. Wireless World, October, 1979, vol. 68, pp. 51-P. Gray, R. Meyer. Analysis and design of

2. P. Gray, a. meyer. Analysis and weagn or analog integrated circuits. Wiley, 1977. 19907

floppy disc drives.

Forth language

Complementing his description of a 6809-based microcomputer, Brian Woodroffe details the language used — Forth — and why he chose it, in this second series.

Forth is a language well suited to modern microprocessors and is widely used in such diverse applications as word processing, data-base management, instrument and process control, video games and data acquisition. In a kernel of less than 10Kbyte the following features are provided

An interactive system.
 A high-level compiler with all standard.

 A high-level compiler with all stands control features.
 Fast execution, comparable with machine code because of the compiler.

The language system is largely processor independent; only around 20% of the code written in assembly language need be changed to suit the computer.
Virtual memory and application-oriented program modules.

Further, the system may be readily extended to suit new applications because the compiler can be modified by the user and new data structures introduced. These features are achieved by defining a virtual machine which is easily simulated by any target machine. Using 'threaded code', transferring control in the host from one virtual machine instruction to the next is quick and easy. Instructions of the virtual machine are used to build the monitor and compiler. Using the monitor the user may examine the effect of a series of Forth instructions and using the compiler this series may be added to the instruction ser for future use.

Background Forth is a computer language for fourth generation computers1. The language would have been called Fourth but six letters would not fit in the IBM1130 jobcontrol language that its inventor, C. H. Moore, was then working with. Today Moore's company Forth Inc. is foremost in marketing FORTH for many different applications, besides the field of astronomy where it first found favour2. Other companies such as Miller Microcomputer Services and Laboratory Microsystems sell their own versions of Forth but the prime mover of Forth in the home-computer/ hobby field is the Forth Interest Group* (FIG). They have made versions of Forth available for many computers including the PDP-11 and for 8080/Z80, 6800. 8086/8088 and 6502 processors. There are many versions of Forth and while all are similar no two are necessarily identical. For example, Poly Forth, FIG Forth and Forth 79 are all Forth but they are not the same. They differ primarily because of differences in the processor on which they run (16 or 8 bit memory, port or memory mapped i/o, etc.). FIG Forth will be used in all following examples. *Forth Interest Group, PO Box 1105, San

by B. Woodroffe

Forth is a collation of different sofware concepts forming a coherent whole. As an operating system, it is not as powerful as most but it takes care of all terminal and disc input and output. Small assembly-language routines must be supplied by the user to interface his hardware to the relevant system calls. It is also possible that memory-allocation changes may also have to be made. Most of Forth is written in Forth. It may seem strange that a language may be defined in terms of itself but one would use English words to explain the English language. Defining the language in this way means that programs may be transferred between different computers and implementations. There is a base instruction set which must be written in the machine code of the host computer. This is the only machine code required and the process is known as simulating a virtual Forth machine.

Most computer languages are programs which, recognizing statements in a source language, convert them into a target language. Usually the source language is text madable by humans in ASCII form and output is machine code of the computer. This is not always the case: cross compiling results in the target code being different from the host computer machine code. More exceptionally there are cases where the machine code can only be executed by a hypothetical computer, an example being O-code for the language BCPL⁵ and P-Code for certain implementations of Pascal4. This is also the case for Forth and the virtual-machine execution mechanism will be explained first

Threaded code

Explanation is simplified by visualizing a machine-code program for the processor concerned as a succession of subrotatine calls. These calls transfer program control to each subrotatine in turn. A stack, i.e., a substantial state of first-out tist, weald be the mechanism by which each subrotatine returns control to the correct point in the main program. Knowing that the male program. Knowing that the male program is solely a succession of calls it is now

List 1. Comparisons of hard code and direct threaded code. Normal code Threaded code

Address interpreter Thread

call A 1: ip+1 -> ip A

call B call [ip] B

call C jmp 1 C

possible to reduce the main program to a list of subroutine addresses by removing the subroutine op-code, and to have a special program known as an address interpreter to transfer control down the main program address list. This is called threaded code, for the main program is the thread into and out of which the address thread into and out of which the address

interpreter threads control⁵, List 1.

In List 1, letters A, B and C denote machine-code subroutines, in is the threaded-code instruction pointer and parentheses indicate one level of indirection. Threaded code trades the cost of the code for each call saved for address interpreter speed. In a long program the code cost of the address interpreter will be negligible. Further savings can be made by replacing the subroutine return statement by a jump to the address interpreter and changing the address interpreter as shown below. This releases the stack pointer used for subroutine calls and returns. It is important that the instruction pointer can be speedily accessed, for example by keeping it in a processor register, so as not to slow down the address interpreter by causing Unnecessary memory activity.

If the litts are considered to be the actions of a virtual machine then a software routine NEXT represents the hardware execution fetch of the virtual machine. In a threaded-code computer the time of interpreting these lists is dominated by the time of the NEXT operation so it is best to run threaded code on a computer that handles NEXT efficiently or to use microcode.

Code routine including return A: xxx

jmp NEXT New address interpreter NEXT: ip+1-> ip imp[ip]

Indirect threaded code The next improvement is to allow called

The next improvement is to allow called routine to be not just pare machine code content to be not just pare machine code a special routine that leaves that the following data in the list are not code but addresses that must again the interpretable predicts and the special results and the product of the product of the special results and the product of the special results and restore the instruction control to the suspended list is done using a tank to save and restore the instruction stank to save and restore the instruction must be an equivalent code routine to return control to the make list.

Normal code routine A: machine code

mp NEXT

Threaded routine P: sp-1-> sp ->[sp] (push current ip) #L-1-> ip (start interpreting new imp NEXT

L: A (code routine)

Return routine ai <- last (non in) sp+i->sn IMP NEXT

As most mutines are likely to be lists and not machine code this stacking method. similar to subroutine calling, will take a lot of code area. Considerable space would be saved if there was just one copy of this mutine. The address interpreter would normally iump to this routine but it would also have to execute code rourines. This is done by making the first element of each list a pointer to code rather than the code itself. In the case of lists the pointer points to the stacking operator but with code

routines it points to the next code address. New address interpreter NEXT: ip+1-> ip

(ip) -> w imp (w)

Stacking operation DOCOL: sp-1->sp -> [tn] w+1 -> ip

imp NEXT Destacking operation

SEMIS: [sp] ->ip sp+1->sp imp NEXT

Code routine A: \$+1 (point to next location)

imp NEXT List mutine

DOCOL

Q SEMIS

This is the equivalent of machine-code subroutine call and return instructions. In Forth, the stacking and destacking operations are called DOCOL and SEMIS respectively. At the beginning of each address list, the extra address introduces a level of indirection - this is indirect threaded codes. In Forth the lists are divided into two parts, one being the code field which points to the address and the other known as the parameter field where the code is. These two parts and dictionary data, to be described, form a WORD. Code pointed to by the code field determines how the parameter field is interpreted. In the case of code words, the code field points to the parameter field. When the code field points to DOCOL, the parameter field is to be interpreted in a similar way to a subroutine. It is possible for the code field to point to some other routine which may make different use of the parameter field. Two examples of this in Forth are DO-CON and DOVAR. The former treats the

value in the parameter field as a constant and nushes it onto the data stack, to be described, whereas DOVAR pushes the address of the parameter field which is used as the storage location for that variable. To enable these routines to access the parameter field a third register, known as w', is required.

threaded code is more complicated than that for direct threaded code and so it is even more important to choose a processor with a suitable instruction set. Surprisingly for direct threaded code, NEXT can normally be coded using the processor subroutine-return op-code provided that the processor uses a stack that may be placed anywhere in memory. As the stuck pointer is pointing to the thread, the processor must not receive interrupts for the status cannot be saved without destroying the thread. NEXT for indirect code is more complicated as it involves on

The address interpreter for indirect

extra level of indirection Choosing a processor, stacks and language control structures are subjects of the next Forth language article. An i.c. in the Forth computer switch-

mode power supply on page 61 of the July issue was incorrectly designated the MC3045. The correct designation is MC3405

References 1. C. Moore, Forth dimensions, vol. 1, no. 6,

FIG 2. C. Moore, Astronomical Astronic Supplement, 1974, vol. 15, pp. 497-511 3. M. Richards, The portability of the BCPL. M. Kacaston, The portnouncy of the sour compiler, Saftware Experience and Practice. 1976, vol. 1, pp.135-146 4. D. Barron, Pascal, the language and its

implications, Wiley, 1931 S. I. Rell. Communications of the ACM, vol. 16. no. 6, pp. 370-372 6. B. Dewar, Gree nications of the ACM, vol. 18, no. 6, pp.330-331

Glossarv

arnel. A central program on whose re-ources all application program rely and deriace to.

Operating system: A computer program while, and as one of the attended to the second of the second o esembly code. A human teadable form independency of a migure works by consulting for consulting for my meeting in the master of the mast O never hive. A small color su chie to each input/ calut invocation is in-cluded in the color of line system. Temposi, Visual-dischip unit en lang.

see a lamit those head course. Writing insolves at my very 13 postpose the computer with press a represent of the computer with press a represent of the computer with press a represent of the control o Can't Contyre.

Indirection of the Contyre of the Contyre of Conty

Opening Path it Marriet Instruction is in-order with a unique symbol (access) fil-hary, known a chicken in Organia.

Gell A subtration for its implement which y needlings in the could not a market and a subtration of a security case and it with the tuber amenda security of security in market in instance, in the ship of the subtration Hist someway. The computer in which Torget computer. The computer makesh Cole field it part that into Winds from the miner to the part from the ways of the part from mapping. Green complication, a torner or intrier runs on the run than the first such a run partie and another of the run of the such as the second of the such as the such

Machine Comjutty Islate mechin | Meaning to my similar memory and the Month of the property of the stable of manner of the stable of manner of the stable of the Virtual & rib mughine. The resembly-line

michie to hex.cut.s/ wiel ex Faith. Virto Linearine execution enecificities. The main year of the acceptable and pure in any more makes the virgor in a more thanks of the virgor in a more thanks control from one Finthernation by Toutherness.

arrant on the first of the property of the control of the control

Further again for off-others one off-others with a function of the further of the

Forth language

manipulate them and push results back

ogeo the stack meny times. This has the

advantage that coursons need not be mid-

where their openings are, which results in

less code. A computer operating this form

of addressing is known as a zero-address

of in the morroction. These words may be

return stack

matruction

8660

ADC +1

ubjects of Brian around Forth

Selecting a processor to su	it the language, and control structures are subjects of Brian
Woodroffe's second article	le illustrating why he designed his computer around Forth.
Forth's speed is directly related to how	List 3. Some 6800 code arithmetic routines

efficiently the computer can execute the NEXT operation. The Table shows how NEXT is coded for some popular endo-bit nicroprocessors; the 6909 processor can-

cuts the operation quickly so a NEXT operation may be uncluded at the end of code rousine. This improves performance unce the 'IMP NEXT' operation needed for most processors is avoided - in stark contrast to conclusions drawn from one gamafactaper's benchmark tests

NEXT is the verteal-machine assuracrue Forth on should be dominated by speed and memory costs of the NEXT operation. Further, 6929 registers exactly

much those required for Forth as can be sets in List 2. Machine code in the bost computer represents the Forth machine, the Y register taking on the role of the exemples of simulating the virtual reachine, in 6809 mechine code, confirm that then processer is well suned to Forth.

So for, cally the control mechanism by word to the next has been described, but dur language grant clao control and gareamiles Are This, so, is done by means of a stacle, but this storage area is known as a data stack, as opposed to the one previously described which is known as

of the stocks simplifies thangs, coreselly, data and control operations use the same Table: Coding and performance analysis of the Forth NEXT operation for popular eight-bit microprocessors

Processer

to 6800*

Lot 2: Registers of the 6209 aux Forth requirements 6800 repurper Forth useen U variation politter 67 Y. Theirs require machine, for opened addresses are imple-

> In the machine code of the treper compress: or determined using words should de-Using a small sweads problems crawed by parentheses and operator precedence. As for an the computer is concerned the prob-

> > Zen 2005 | DOSE

and to jeffy accesses may find courfly notation (progree-Polos) netation) difficult,

Pratfix 1:65 Massay

by B. Woodroffe FDE S+3 stack. The stack is further broken down ADDD BU was "frames" with markets to depote which

NEXT the words + and AND, may remove in-MINUS FORS+2 structions from the stock, destroy them.

LOD #0 SUBD D.U NEXT FDBS+2 (fesch)

FDB 9+2 (store)

FDB 5+2 LDDQU FDRS+5 DD 21

PSHU D NEXT

pepe

FDR 9+2 LEAU 2.U NEXT is defined as a macro instruction

Parameters are also passed between consumes as many stack elements as re-

quired and pushes back its results. Seese defined Forth words for subtracting and

"- "FDR DOCOL "2" FDR DOCOL PDB DUP

Language control structures

As has been shown, Forth pesses control results are calculated. These words can be

egther tracking-code words or poeters to other words. How concret gays be diversed to form dichemolie or repeat-upp structures is the following subject, starting with an explanation of how Forth tests for true or false conditions by arriply considering a non-ruro sinue at the top of the data-stack an a true condition. Examples of conditions that create these flam art '0-', '0< and '<' in the form of code words or Forth woods, as appropriate Latts 4, 5 Diversen of correct is corned out by Forth

Total time just Memory-access (ns) Tomo for 450cm access memory (us)


4977

LDXQY

450

BOCL INC P+1 LJMPW-1 1 28

ANF WORD PTRIBET



Forth language

Forth consists of words and new words must be compiled and entered into its dictionary Following a description of the dictionary and compiler, Brian Woodroffe discusses advanced concents in this third article

Having shown how the address interpreter executes hists of addresses to execute program commands and that threaded code is compact. I will now explain how Forth builds these lists, i.e., how it comniles. Each list representing an action is rather like a verb in a natural language and in Forth is called a WORD. The collection of these words, which is Forth, is known ss the dictionary. The outermost WORD in Forth breaks input text down into character strings which it then searches for in the dictionary. (Spaces are important, for instance, '-1' is treated as a negative number, whereas '- I' is treated as the anthmetic subtraction operator followed by the resitive number one.) If the string is found, it is executed, otherwise an error message is generated. The dictionary also needs a mechanism to allow the search to occur. Searching involves a traverse of all the words in the dictionary. Each entry has a pointer to the previous one (link field), which makes the dictionary a linked list. To enable matching of the source text each word also has its name in ASCII form

(name field). Dictionary entries for each word. List 1. have four fields - name

field. link field, code field and parameter

field. The name field also contains data for

use by the compiler (precedence and

smudge bits) as will be explained, and it

includes the length of the name to allow

variable name lengths of up to 31 charac-For language expansion it is important to be able to build dictionary entries for new words. This is done by invoking the compiler. When the compiler is invoked (Forth word ':'), the language state is switched from execution to compilation. Next input text is scanned forward for the zext text string which is used to build a newly created name field. The name is 'smudged' so that during the building of the incomplete definition, the same name cannot be found. This normally prevents recursion, but again in Forth, this rule can be overcome, List 2. Then the linked list of the dictionary is updated by copying it into the dictionary link and the address of DOCOL is copied as this new word's code field. Next, input text is scanned for character strings. As these character strings are natched with words that already exist in the dictionary, the code field of each word found is copied into the parameter field of the word being compiled. Finally, as the word to terminate compilation is encountered 't' SEMIS is copied as the last word of the definition and the Forth program is returned from the compile state to the

by B. Woodroffe

execution state. The compiled word is now 'mnsmudged' to allow it to be accessed The compile process can be quite long as many dictionary searches have to be made. As the dictionary is a linear list and the code routines which ultimately have to be compiled are at the hottom, it is a long search. No speed up algorithms such as hashing have been applied to standard FIG Forth though there has been experimenta-tion 1,7,10 As so much work is done during the compile phase the execution performance of newly defined words is nearly as quick as predefined words. Further, as the first half of the dictionary entry

List 1. Each dictionary entry has four fields ralled name field, link field, code field and parameter field

```
Dictionary entry
        76543210
NEA
         1 ps < 1 e n >
                          p=precedence, s=smudge, len=length of name
        Oascii 2
                          ASCIII characters of word
          85011
                          47 set on lest character of name
                           16 bit address of previous n.f.a.
                           16 bit address of code routine
                          parameters, pormally other of as
```

List 2. Example of recursion in Forth to calculate a factorial.

First define MAYORIE LATEST PFA CFA

HERE

ENDIE

HERE

(put address of word currently being defined on stack) convert to code-field address and compile-1 it in dictionary so that it may call itself.

: IMMEDIATE as this word is to execute when in the compile state it has

Then use myself in the recursive definition : FACTORIAL (n...)

DUP 1 = IFELSE (end of recursion?, yes leave 1 as 11-1.) MYSELE call myself to calculate n-11 (n!:=n*In-1!)) ENDIE

List 3 Definitions of IE ENDIE and ELSE

COMPILE OBRANCH compile into the dictionary the c.f.a. of 'CBRANCH' is place on stack where we are. make space for jump offset 1 IMMEDIATE make compiler execute this word, even if in compile state. I where are we? 1

calculate offset to HERE executed in IF) OVER -SWAP Datch in offset to address left by IF : IMMEDIATE · FLSE

COMPILE BRANCH compile run time address of routine to skip false statements } ____ HEREO, make space for jump offset) get address of where IF was (COMPILE) ENDIF use ENDIF to fix address ENDIF is immediate and to overwrite that such that it is compiled)

: IMMEDIATE

VARIABLE <BUILDS DOES> :CONSTANT <BUILDS DOES> @

{vzriable is a new parent word } { store in the p.f.a. the value that was top of stack } { start defining what offspring will do } { nothing = p.f.a. is storage location for an offspring of type VARIABLE }

(constants provide a constant value which has been)

(stored in their p.f.a.)

(VARIABLE ABC (ABC is an offspring with initial value 0)

1000 CONSTANT K (K is an offspring of value 1000)

(name and link fields) is only required during compilation for fixed applications where compilation is not required, these fields can be deleted. This dramatically reduces the memory requirements of the Forth system¹¹, and can be especially useful when the code will be placed in rom.

To enable the compiler action of Forth to do more than just that described above certain words need to execute even when the language is in the compile state. This gives the compiler the full capabilities of Forth. These words are generally involved in building control structures for the compiler (IF-ELSE-ENDIF, see List 3). These words have a precedence bit set which the compiler recognises when it matches the input text so instead of compiling its code field it executes it. In the case of IF the compiler compiles into the dictionary the c.f.a. (code-field address) of OBRANCH and advances the dictionary pointer to allow the as yet unknown offset to be placed. It also pushes this address onto the stack so that when the compiler encounters an ELSE or ENDIF statement it can calculate the offset back to the IF statement and store the offset there. This shows the power of Forth in that the computational ability of the language is available to the compiler and to the user. Further there are times when words that would normally execute (i.e. have precedence) need to be compiled (i.e. execution action delayed until the word currently being defined executes). This is done using the word [COMPILE]. Again, it is sometimes required to delay compilation of a word until the word that contains it executes. This is done using the word COMPILE

Advanced concepts

Advanced concepts With an idea of how the inner interpreter (address interpreter) and the compiler (text interpreter) work we can now move on to advanced concepts including extension, vocubularies and virtual memory. Forth is either in the compile state, when it finds words and copies their code-field addresses into the dictionary to form new entries, or in the execute state, when it executes each code-field address encountered. I have shown how certain immediate words can override the state, and can even execute in the compile state. It is also possible to overrule words which are declared as immediate and compile them, as in the case of FLSE which was described earlier

In Forth, even the compiler can be modified. Not only can new compiler control structures be introduced but also new compiler words may be defined. Normally the programmer would have to rewrite the compiler but with this feature, known as extensibility, modification is relatively simple. It involves use of the words <B-ITILDS and DOES> to define a new class of words. The defining word defines words of this new class. Behaviour of the new defining word is determined by the words between <BUILDS and DOES>, i.e. when a word of the new class is defined. behaviour of the new word during compiletion is determined by what comes between <BUILDS and DOES>. When a word of this new class executes, it executes the words following DOES>. To allow the parent class-defining word to access its offspring'(class-defining word to access its offspring (class-defined word), the parameterfield address (p.f.a.) of the latter is placed on the data stack. Two simple examples from the Forth compiler are VARIABLE and CONSTANT, List 4. These can easily be expenced to form arrays and tables. The word " is also a defining type. When offspring of ":" are executed they call the word DOCOL which decides how to execute their field. An alternative to DOES> is used to define ':'; the assembler is invoked so that the parent-word execution field is machine code and not

Forth but in other respects it is the same. The major part of Forth is the dictionary, and to enable different problems to be solved in different areas of the dictionary each problem is given its own vocabulsry. The dictionary may have many vocabularies alongside the normal basic set of FORTH, ASSEMBLER and EDITOR. Using vocabularies means that the same word may have different meanings, depending on which vocabulary is active. FIG-Forth has two active vecabularies -CURRENT and CONTEXT. The former is the one in which words are defined and the latter is the one which is searched first. All vocabularies are linked to FORTH (Forth's definition in Forth). Much debete is taking place on the subject of vocabularies concerning the subject of searching vocabularies 11 - 13.

Virtual memory

Memory is the most precious resource of a computer and rithough Forth makes very efficient use of it, there are still times when programmers wish it was infinite. Dismemory is much cheaper than semiconductor memory but it is also slower. By the concept of virtual memory, the memory space available to the programmer is exranded bewond the main memory to in-

CURRENCE SERVICE CO. Forth words used in last month's program example Stack operate SWAP interchanges the tally element the top of the stack. QVER places a copy of the second als ment in the stace on the top. The original top element is how second and all other elements move down BOY takes the third element and makes it the top element so the old top wheneve beganith second and the commonly the common property and the common than the common third. INUS replaceable too stack elem with his two is compleme tises of the optisymmine adds them and pursets back the result want becomes the revision of state. - takes off the log tied retrients and pushes back the result of second ale meraminus the copie lement f takes off the rop two ele multiplies them and pushes back to rease the top two elements divide the second by the first, and pushe back the regulation n husbes the varie of a to mentack SORT takes the top 1000 element treats sheet as double president (3 ti, sept pushes back the 16-bit squ (< if the top glack element is less the zero it is replaced by a desistrue). If it If tests and deletes the top stack ex false control skips to ELSE or ENDIF ELSE marks the end of the IF TRUE clause and the beginning of the FALSE diffuse. ENDIE a the god of an IF classe converts the top of the stack to ABClistming and types if out.

clude disc storage so memory capacity as far as the programmer is concerned is only imitted by the capacity of the disc. It. Porth, the virtual-memory cancept is only applied for clata whereas in most processor applications (c.g. INS16000 series) it is also applied for program storage. Through use of the word BI JOCK. In programmer can of the word BI JOCK. visualise the disc memory as processor memory. The Forth operating system recopers data from disc and places it in a buffer to make it accessible to the user program. Many such buffers exist in the host processor and RI OCK uses an algorithm that determines whoch blocks should be maintained in the store and which should be written back to the disc. With the right algorithm the number of disc accesses will be minimal and the appearent memory-access time low.

Space and time

I have shown how the Forth dictionary is created (i.e. its form), how it may be extended by compiling and how any processor may readily simulate the virtual Forth machine by means of indirect threaded code. As mentioned earlier, by introducing the concept of threaded code, execution speed is traded for code space. So one can expect that Forth is not as fast as the host processor's own code although it may approach it where many subroutine calls are made. Execution of a process defined in the source language divides into two parts: one is the examination of source-text to find our what action is to be taken and the second is execution of the actions by the processor. In most systems the first part is carried out by commiling source text in the machine code of the host machine. In Forth this means compiled into the thread. the machine code of the hypothetical machine. Target machine code is then run in Forth using the address interpreter. Running time can be traded for space by choosing an intermediate language of suitable complexity. Running time perform-

ance of compilation has no effect on the

9100 CONICTANT CITE OVARIABLE FLAGS SIZE ALLOT DO-SPIME FLAGS SIZE 1 FILL SIZEODO FLAGS I + C/R

I DI ID + 2 + DI ID I + RECIN DI IR SIZE WHILE OUVER FLAGS + C1 OVER 4 REPEAT DROPDROP 1+ THEN LOGE "primes"

tens of nercent

running time of the application program. which leads to the view that the compiler should do as much work as possible. Unfortunately, compiling to machine code using a simple processor with limited addressing capability, such as a current & bit microprocessor, often results in the code not fitting into the memory so an intermediate target code is chosen, with the accompanying penalty of interpreting it. Forth's address interpreter costs some

Other losses occur because micronmosssors are not zero-address devices so the zero-address function has to be simulated. Memory-space benefits are illustrated by the amount of memory required for a Forth system, which is typically 8Kbyte (may be rom) for virtual-machine simulation, the Forth compiler, i/o drivers. etc., and 8K for stacks, virtual-memory huffers and the user dictionary.

List 5. Representation of algorithm used for benchmark test, see Table 1. (allocate 9191 button for an arrow)

> (fill erray with '1', <true>) (set up a DO loop of 8190 times) (I is loop counter, get relevant flag) Cili. Cl are byte versions of (8.1) stack is . . . count. prime. K) hanin a block array index < size ? ! test flag, to see if exit block ! net relevant flag false El ACS(K1) (K--k+nrime (end of block, loop back) (delete prime, K; one extra prime found) end of DO I DOP black to (print number of primes)

Forth is also fast because of the explicit use of the stack. In languages using the assignment operator, data normally resides outside the stack. It is brought to the stack, operated on, and finally placed back into the store. If the next statement over the same variable it is once again taken from the store and placed on the stack When computing partial results this causes excess memory traffic. Unless optimization is used this redundant memory activity will cause delays. Forth avoids this because normally data only resides on the stack. No innecessary memory space or time is taken up by temporary variables.

It is interesting to compare Forth's performance with the commonly used language for microprocessors, Basic, Systems using Basic have little compiler action, the source text being saved in memory, although the key words are converted into internal tokens. During program execution, each token is parsed and acted upon in turn so the source of Basic's executiontime interpreter is close to that of the source text whereas Forth's source for the running-time interpreter is close to the language of the host computer. As all the work in a Basic system is done while the program is running the speed penalty is high, usually at hundreds of percent. Further, since Forth compresses object code into 16-bit addresses (code-field addresses are the equivalent of tokens) it is as efficient as Basic in terms of memory

Processing speed is an emotive issue without benchmark tests and unbiased benchmarks are notoriously difficult to produce. Table 1 was derived using the Seive of Etatosthenes (see List 5) and seems fair14. Qualitatively, it confirms what one could expect - assembly-language is faster, followed by compiled languages with interpreted Basic well behind. The table also shows how well the 6809 compares with newer and more popular designs and that it compares with at least one 16-bit device, the 8086. I would arrebute this to the instruction set as was shown in the analysis of Forth word NEXT. A more elaborate, special-purpose instruction set does not necessarily lead to a more effective processor. This has been shown in recent research into reduced instruction set computers.

Processor/language	Time in seconds
CRAY-1 Fortree	
68000 assembly language (8MHz)	.11
PDP11/70 C	1.12
VAX 11/780 (C/Fortran/Pascal)	1550
8088 assembly language (15MHz)	40
6809 assembly language	51
PDP11/40 C language	61
Z80 assembly language (4MHz)	68
6809 IMS Pascal compiled (2MHz)	89
PDP11/70 Decus Forth	11.8
280 Migrosoft Basic compiler	18.6
8088 Pascal (Softech compiler) (15MHz)	19.4
68000 Forth (8MHz)	27
6809 FIG Forth (2MHz)	45
8088 FIG Forth (15MHz)	55
8086 FIG Forth (12.5MHz)	64
6809 FIG Forth (1.8MHz)*	67
Z80 Forth (Timin) (4MHz)	75
Z80 Forth (Laboratory Microsystems) (4MHz)	78
Z80 FIG Forth (4MHz)	85
6809 IMS Pascal P-code (2MHz)	105
6809 Basic 09 (2MHz)	238
6502 FIG Forth (1MHz)	287
6809 TSC Basic (2MHz)	830
ZB0 Microsoft Basic	1920
APPLE integer Basic	2320
TRS80 Microsoft Basic	2250
6809 Computerware Basic	4303

^{*} Used in my design as described in Wireless World

continued from none 55

ADDAY

<BUILDS OVER - SWAP OVER CIMAD

DUR + ALLOT DOES-DUPBOT SWAP @ - DUP 0-

IF." array bound error, too low" QUIT THEN OWER 24 G OVER /

IF." array bound error, too high" QUIT THEN +4+

Forth problems

So far, only advantages of Forth have been discussed but it has some disadvantages The most obvious of these is notation. For the beginner, reverse Polish notation and

the lack of an assignment operator (:=) are considerable problems. Practice lessens the problems though program comments and stack diagrams generally remain necessary to show what is going on. Floating-point arithmetic is not stan-

dard and all data manipulation assumes 16bit two's-complement arithmetic, but it may be programmed in15. This shows Forth's origin in the control field of computing. However, many Forth programmers maintain that most problems can be reduced to scaled-integer arithmetic. This drawback makes one aware of the processing cost of floating-point arithmetic. Forth does not use 'data typing'. This means that integer operations are used when logical operations are being performed ('0=' for NOT). There are also senarate operators for 32-bit arithmetic Computer languages can usually apply dif-

List 6. Array boundary checking using <BUILD . . . DOES>. (low high . . assumes low < high) dolta loss dolta)

store low is p.f.a., delta as p.f.a. +1) (that much storage, byte address machine) (... p.f.a. p.f.a. index)

[...p.f.s, required-delta flag] [..p.f.s. read sllowed] [..p.f.s. read fleg]

(word index to byte index ! (add index-skip parameters, leaving array address)

ferent operations for the same operator by data typing. A more serious drawback is the lack of

built-in data structures - not that Forth is any worse in this respect than Basic or Fortran. What is lacking are the type of data structures available in Pascal. In common with the formerly mentioned languages. Forth lacks a method of checking for overflow and array boundary conditions in normal operation. But as shown in List 6. This can be programmed in Naturally, this process increased execution time but when the application works a simpler version of array can be coded by missing out the check. Finally there is as yet no file management software. Access to disc information has to be done using

BI OCK numbers Summary

I have shown that the programmer is released from the instruction set of the host computer with little time penalty by applying threaded code. Using the compiler, one may easily extend the Forth instruction set to suit one's own application. As the whole dictionary is available all of the time (ranging from virtual-machine instructions to <BUILDS . . . DOES> structures) the programmer can tackle low or high-level problems, such as i/o driving or word processing, with equal case and efficiency. The consistent nature of the compiler and text interpreter allow easy interactive testing of code before it is comniled Reverse-Polish notation simplifies the compilation process and allows it to be completed in one pass in a small memory. Virtual memory and vocabularies further enhance Forth by offering infinite data space and better control of the application software respectively. However, shortcomings of the language may prevent it from being applied to larger computers where its space-saving features are less useful. But it will continue to find many applications in small and interactive systems and real-time applications including hardware simulation, video games and test-conin-

References 8 M. McNeil. A husbed dictionary search.

method, FORML '81 papers, FIG. 9. T. Dowling, Hash encoded Forth Fields, FORM '81 papers, FIG. 10. K. Schleisiek, Senarated heads, Forth Diseasons, vol. 12, no 5, no. 147-150, FIG. 11. D. Perry, Utilizing vocabularies, PORMI. 81 papers, FIG

12. J. Cassady, Towards a 79-Standard Fig-Forth Romable Vocabulary and Smart FORGET, FORMI, '81 papers, FIG. 13. G. Shaw, Executable Vocabulary Stack. FORML '81 papers, FIG. 14. I. Gilbreath, A. high-level Benchmark, Byer, Sep. 1981, pp. 180-196 (for algorithm and

performance data see Byte, Ian. 1983). 15. M. Jesch, High-level floating point, Forth Dimensions, vol. IV, no. 1, pp.6-12.