



Oscillator module to produce
25.175 MHz VGA dot clock




Backplane connector: one per board PCB
(appears here because all backplane signals
exist on this sheet)

back row (backplane)
bottom row (board) J1
front row (backplane)
top row (board)


Conn_02x40_0dd_Even		
IRQ	3	2 HostD0
PC0	5	6 HostD1
PC1	7	8 HostD2
PC2	9	10 HostD3
PC3	11	12 HostD4
PC4	13	14 HostD5
PC5	15	16 HostD6
PC6	17	18 HostD7
PC7	19	20 HostA8
IRQ3	21	22 HostA9
IRQ1	23	24 HostA10
IRQ2	25	26 HostA11
IRQ4	27	28 HostA12
IRQ5	29	30 HostA13
IRQ6	31	32 HostA14
IRQ7	33	34 HostA15
TCOUNT2	35	36 HostA0
	37	38 HostA1
	39	40 HostA2
IOR1	41	42 HostA3
IOR2	43	44 HostA4
IOR3	45	46 HostA5
IODEV0	47	48 HostA6
IODEV1	49	50 HostA7
IODEV2	51	52
IODEV3	53	54
IODEV4	55	56
IODEV5	57	58
IODEV6	59	60
IODEV7	61	62
IODEV8	63	64 RAMEN
IODEV9	65	66 RW
IODEV10	67	68 ROMEN
IODEV11	69	70
IODEV12	71	72 -HostRMEM
IODEV13	73	74 -HostWMEM
IODEV14	75	76 -RST
IODEV15	77	78 RST
	79	80





Horizontal count




Vertical count




Sync gen and visibility signals:
Logic is in Sync.pld




Experimental: place jumper
to generate a vertical
refresh interrupt as IRQ6




Readout module (generate addresses
for reading character and attribute
data from VRAM)



Pixel generation (using data from VRAM,
generate sequence of pixel fg/bg values
along with fg/bg color information
to send to Output module for display)



Video output
(to VGA monitor)



daveho hacks

Sheet: /
File: HW_VGA.kicad_sch


Title: Hardware VGA

Size: User Date:

KiCad E.D.A. 8.0.4

Rev:

Id: 1/7



daveho hacks

Sheet: /HCount/

File: HCount.kicad_sch

Title: Horizontal count


Size: USLetter

Date:

KiCad E.D.A. 8.0.4

Rev:

Id: 2/7




daveho hacks

Sheet: /VCount/
File: VCount.kicad_sch

Title: Vertical count

Size: USLetter Date:
KiCad E.D.A. 8.0.4

Rev:
Id: 3/7



daveho hacks

Sheet: /Output/

File: Output.kicad_sch


Title: Output

Size: USLetter Date:

KiCad E.D.A. 8.0.4

Rev:

Id: 4/7



daveho hacks

Sheet: /Pixgen/

File: Pixgen.kicad_sch

Title: Pixel generator

Size: USLetter Date:






KiCad E.D.A. 8.0.4

Rev:

Id: 6/7


Logic is defined in
R0utCtrl.pld

U707
GAL22V10



HostD0
HostD1
HostD2
HostD3
HostD4
HostD5
HostD6
HostD7


Host can read and write video memory and can write the contents of the VRAM bank register



Decode host control signals, generate control signals for VRAM and bank reg; logic is in VRAMCtrl.pld

HostA0D
HostA1D
HostA2D
HostA3D
HostA4D
HostA5D
HostA6D
HostA7D
HostA8D
HostA9D
HostA10D
HostA11D
HostA12D
HostA13D
HostA14D
HostA15D

All host address lines are used because the VRAM hardware does its own address decoding (to know when video memory is being accessed by the host)





Note that the "inversion" of ReadoutA12 (generated by the control signal GAL) is used to select the high VRAM chip and enable its output.

The readout address signals select which byte of video memory the memory fetch hardware wants to access. ReadoutA12 (the highest address line) is used to select the lower or upper VRAM chip.

ReadoutA0D ReadoutA0
ReadoutA1D ReadoutA1
ReadoutA2D ReadoutA2
ReadoutA3D ReadoutA3
ReadoutA4D ReadoutA4
ReadoutA5D ReadoutA5
ReadoutA6D ReadoutA6
ReadoutA7D ReadoutA7
ReadoutA8D ReadoutA8
ReadoutA9D ReadoutA9
ReadoutA10D ReadoutA10
ReadoutA11D ReadoutA11
ReadoutA12D ReadoutA12

Data values read from VRAM (to be used for rasterization)

ReadoutD0
ReadoutD1
ReadoutD2
ReadoutD3
ReadoutD4
ReadoutD5
ReadoutD6
ReadoutD7



daveho hacks

Sheet: /VRAM/
File: VRAM.kicad_sch

Title: VRAM

Size: User Date:
KiCad E.D.A. 8.0.4

Rev:
Id: 8/7