Skip to content
View debs-sifive's full-sized avatar
🐈‍⬛
🐈‍⬛
Block or Report

Block or report debs-sifive

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. firrtl firrtl Public

    Forked from chipsalliance/firrtl

    Flexible Intermediate Representation for RTL

    Scala

  2. riscv-compliance riscv-compliance Public

    Forked from riscv-non-isa/riscv-arch-test

    Assembly

  3. riscv-v-spec riscv-v-spec Public

    Forked from riscv/riscv-v-spec

    Working draft of the proposed RISC-V V vector extension

  4. rocket-chip rocket-chip Public

    Forked from chipsalliance/rocket-chip

    Rocket Chip Generator

    Scala

  5. chisel-template chisel-template Public

    Forked from chipsalliance/chisel-template

    A template project for beginning new Chisel work

    Scala

  6. chisel3 chisel3 Public

    Forked from chipsalliance/chisel

    Chisel 3: A Modern Hardware Design Language

    Scala