

EMBEDDED SYSTEMS


KENDINI MARUL SANAN MARUL

KUTAY BARCIN 21526715 DEFNE TUNCER 21627686

ADC & DAC

Eight different musical notes are generated using DAC. Potentiometer is used to switch between notes.

STEP1: EQUIPMENT



TM4C123G:



BREADBOARD AND

ADC

<u>DAC</u>



10K POTENTIOMETER:



HEADPHONE JACK:

WIRES:

3 or 5 pin stereo jack



RESISTORS:

Three 1.5K resistors



Three 12K resistors

STEP2: PLL

PLL initialization is done:

```
void PLL Init (void) {
  // 0) Use RCC2
  SYSCTL RCC2 R |= 0x80000000; // USERCC2
  // 1) bypass PLL while initializing
  SYSCTL_RCC2_R = 0x000000800; // BYPASS2, PLL bypass
  // 2) select the crystal value and oscillator source
  SYSCTL RCC R = (SYSCTL RCC R &~0x000007C0) // clear XTAL field, bits 10-6
 + 0x00000540; // 10101, configure for 16 MHz crystal SYSCTL_RCC2_R &= \sim 0x000000070; // configure for main oscillator source
  // 3) activate PLL by clearing PWRDN
  SYSCTL RCC2 R &= ~0x00002000;
  // 4) set the desired system divider
  SYSCTL RCC2 R |= 0x400000000; // use 400 MHz PLL
  SYSCTL RCC2_R = (SYSCTL_RCC2_R&~ 0x1FC00000) // clear system clock divider
                  + (4<<22);
                                 // configure for 80 MHz clock
  // 5) wait for the PLL to lock by polling PLLLRIS
  while((SYSCTL RIS R&0x00000040)==0){}; // wait for PLLRIS bit
  // 6) enable use of PLL by clearing BYPASS
  SYSCTL RCC2 R &= ~0x00000800;
```

PORTE initialization is done: Channel is set to 1. Analog voltage value is read from PE2 which changes between 0 to 4095 with turning of the pot. **ADCO_InSeq3** is used to read the result.


```
void ADCO InitSWTriggerSeg3 Ch1(void) { volatile unsigned long delay;
   SYSCTL RCGC2 R |= 0x000000010; // 1) activate clock for Port E
                                                          11
   delay = SYSCTL RCGC2 R;
                                                                       allow time for clock to stabilize
   GPIO PORTE DIR R &= \sim 0 \times 04;  // 2) make PE2 input

GPIO PORTE AFSEL R |= 0 \times 04;  // 3) enable alternate function on PE2

GPIO PORTE DEN R &= \sim 0 \times 04;  // 4) disable digital I/O on PE2

GPIO PORTE AMSEL R |= 0 \times 04;  // 5) enable analog function on PE2
   SYSCTL RCGC0 R |= 0x00010000; // 6) activate ADC0
   delay = SYSCTL RCGC2 R;
   SYSCTL_RCGC0_R &= ~0x000000300; // 7) configure for 125K
   ADCO_SSPRI_R = 0x0123;  // 8) Sequencer 3 is highest priority
ADCO_ACTSS_R &= ~0x0008;  // 9) disable sample sequencer 3
ADCO_EMUX_R &= ~0xF000;  // 10) seq3 is software trigger
ADCO_SSMUX3_R &= ~0x0000F;  // 11) clear SS3 field
ADCO_SSMUX3_R += 1;  // set channel Ain1 (PE2)
ADCO_SSCTL3_R = 0x00006;  // 12) no TS0_D0, yes IE0_END0
ADCO_ACTSS_R |= 0x0008;  // 13) enable sample sequencer 3
}
unsigned long ADCO InSeq3(void) { unsigned long result;
   ADC0_PSSI_R = 0 \times 00008;  // 1) initiate SS3 while((ADC0_RIS_R&0\times00)==0){};  // 2) wait for conversion done
   result = ADC0 SSFIF03 R&OxFFF; // 3) read result
   ADC0 ISC R = 0 \times 00008; // 4) acknowledge completion
   return result;
```

When the pot is fully turned at 270-degree angle, analog voltage value is read 4095.



STEP4: 4-BIT BINARY-WEIGHTED DAC

If a sequence of numbers that form a sine wave is outputted to the DAC then a continuous tone can be heard from a speaker/headphone/buzzer. Since we will be using 4-bit binary weighted DAC, outputs vary from 0 to 15. The **pitch** is defined as the **frequency** of the wave.

const unsigned char SineWave[32] = {8,9,11,12,13,14,14,15,15,15,14,14,13,12,11,9,8,7,5,4,3,2,2,1,1,1,2,2,3,4,5,7};

Notes		Frequency	SysTick interrupts 32 times per period	RELOAD value (80MHz clock)
С	Do	262Hz	32*262Hz = 8384Hz	9542
D	Re	294Hz	32*294Hz = 9408Hz	8503
E	Mi	330Hz	32*330Hz = 10560Hz	7576
F	Fa	349Hz	32*349Hz = 11168Hz	7163
G	Sol	393Hz	32*393Hz = 12576Hz	6361
Α	La	440Hz	32*440Hz = 14080Hz	5682
В	Si	494Hz	32*494Hz = 15808Hz	5061
С	Do	523Hz	32*523Hz = 16736Hz	4780

N	PB3	PB2	PB1	PB0	Vout (V)
0	0	0	0	0	3.3V * 0/15 = 0V
1	0	0	0	1	3.3V * 1/15 = 0.22V
2	0	0	1	0	3.3V * 2/15 = 0.44V
3	0	0	1	1	3.3V * 3/15 = 0.66V
4	0	1	0	0	3.3V * 4/15 = 0.88V
5	0	1	0	1	3.3V * 5/15 = 1.1V
6	0	1	1	0	3.3V * 6/15 = 1.32V
7	0	1	1	1	3.3V * 7/15 = 1.54V
8	1	0	0	0	3.3V * 8/15 = 1.76V
9	1	0	0	1	3.3V * 9/15 = 1.98V
10	1	0	1	0	3.3V * 10/15 = 2.2V
11	1	0	1	1	3.3V * 11/15 = 2.42V
12	1	1	0	0	3.3V * 12/15 = 2.64V
13	1	1	0	1	3.3V * 13/15 = 2.86V
14	1	1	1	0	3.3V * 14/15 = 3.08V
15	1	1	1	1	3.3V * 15/15 = 3.3V

Table 2 contains frequency and RELOAD values for the notes in an octave. Table 1 Specifications of then 4-bit binary-weighted DAC.

PB3 1.5k resistor

PB1 6k resistor (2 parallel 12k resistors)


PB2 3k resistor (2 serial 1.5k resistors)

PBO 12k resistor


PORTB initialization is done: SysTick interrupts generate Sine wave.

```
void DAC Init(void) (unsigned long volatile delay;
 SYSCTL RCGC2 R |= SYSCTL RCGC2 GPIOB; // activate port B
 delay = SYSCTL RCGC2 R; // allow time to finish activating
 GPIO PORTB AMSEL R &= ~0x0F; // no analog
 GPIO PORTB PCTL R &= ~0x0000FFFFF; // regular GPIO function
 GPIO_PORTB_DIR_R \mid= 0x0F; // make PB3-0 out
 GPIO PORTB AFSEL R &= ~0x0F;
                              // disable alt funct on PB3-0
 GPIO PORTB DEN R |= 0x0F;
                           // enable digital I/O on PB3-0
void Sound Init(unsigned long period) {
 DAC Init(); // Port B is DAC
 Index = 0;
 NVIC ST CTRL R = 0;
                           // disable SysTick during setup
 NVIC ST RELOAD R = period-1;// reload value
 NVIC ST CURRENT R = 0; // any write to current clears it
 NVIC SYS PRI3 R = (NVIC SYS_PRI3_R&0x00FFFFFF) | 0x20000000; // priority 1
 NVIC ST CTRL R = 0x0007; // enable SysTick with core clock and interrupts
void SysTick Handler (void) {
 Index = (Index+1) &0x1F;
                                       // 8,9,11,12,13,14,14,15,15,15,14,...
 GPIO PORTB DATA R = SineWave[Index];
                                      // output one value each interrupt
```

As pot turns, read voltage value changes, and starting from 4095, with each 512 unit change a different note's sine wave is initialized.



AS POT TURNS FROM O-DEGREE ANGLE TO 34-DEGREE ANGLE (ABOVE 512) GENERATED NOTE CHANGES FROM DO TO RE.



STEP7: CIRCUIT DESIGN

