\*\*\*\*\*\*\*DRAFT\*\*\*\*\*

SLIP for Ultibo UART Following Synapase

03/25/20


\*\*\*\*\*\*\*DRAFT\*\*\*\*\*

This test was run on 03/25/20.

00000000 41 42 43 31 32 33 34 35 0A 41 42 43 31 32 33 34 ABC12345.ABC1234 00000010 35 0A 41 42 43 31 32 33 34 35 36 37 38 39 30 41 5.ABC1234567890A 00000020 42 43 31 32 33 34 35 36 37 38 39 30 0A BC1234567890.

https://github.com/develone/Ultibo Projects/tree/master/slip-ppp/uart/RPi2

Ultibo Test System.



Minicom

