added readme

dpiegdon · Mar 23, 2019 · f7b887e · f7b887e
1 parent 3f4619f
commit f7b887e
Showing 1 changed file with 6 additions and 0 deletions.
diff --git a/README.md b/README.md
@@ -0,0 +1,6 @@
+Rewrite of WS2812 fancy fader project in Verilog for Lattice HX1K FPGAs.
+
+Purely done for training and out of curiosity.
+
+Original version of fancy fader for ATTiny85:
+https://github.com/dpiegdon/digispark-workbench/tree/master/projects/ws2812-fancy-fader