Skip to content

Specification of the Wishbone SoC Interconnect Architecture

License

Notifications You must be signed in to change notification settings

drom/wishbone

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

The Wishbone SoC Interconnect Architecture

Wishbone is an interconnect for Systems-on-Chip. It's been placed in the public domain and is (as far as we know) free from patents and royalties. Wishbone is widely used in free and open source designs, but it can also be used in commercial designs without limitations.

Find more information on our website: https://wishbone-interconnect.org

About

Specification of the Wishbone SoC Interconnect Architecture

Resources

License

Stars

Watchers

Forks

Packages

No packages published

Languages

  • Python 38.7%
  • HTML 36.6%
  • Batchfile 12.2%
  • Makefile 9.5%
  • Dockerfile 3.0%