## Contents

eBPF	Instruction Set Specification, v1.0	1
1.1	Documentation conventions	1
1.2	Registers and calling convention	1
1.3	Instruction encoding	2
	1.3.1 Instruction classes	2
1.4	Arithmetic and jump instructions	3
	1.4.1 Arithmetic instructions	3
	1.4.1.1 Byte swap instructions	5
	1.4.2 Jump instructions	5
	1.4.2.1 Helper functions	6
	1.4.2.2 Runtime functions	7
	1.4.2.3 eBPF functions	7
1.5	Load and store instructions	7
	1.5.1 Regular load and store operations	8
	1.5.2 Atomic operations	8
	1.5.3 64-bit immediate instructions	9
	1.5.3.1 Map objects	10
	1.5.3.2 Variables	10
	1.5.4 Legacy BPF Packet access instructions	10
1.6	Appendix	10

# 1 eBPF Instruction Set Specification, v1.0

This document specifies version 1.0 of the eBPF instruction set.

The eBPF instruction set consists of eleven 64 bit registers, a program counter, and 512 bytes of stack space.

### 1.1 Documentation conventions

This specification uses the standard C types (uint32\_t, etc.) in documentation.

# 1.2 Registers and calling convention

eBPF has 10 general purpose registers and a read-only frame pointer register, all of which are 64-bits wide.

The eBPF calling convention is defined as:

- R0: return value from function calls, and exit value for eBPF programs
- R1 R5: arguments for function calls
- R6 R9: callee saved registers that function calls will preserve
- R10: read-only frame pointer to access stack

Registers R0 - R5 are scratch registers, meaning the BPF program needs to either spill them to the BPF stack or move them to callee saved registers if these arguments are to be reused across multiple function calls. Spilling means that the value in the register is moved to the BPF stack. The reverse operation of moving the variable from the BPF stack to the register is called filling. The reason for spilling/filling is due to the limited number of registers.

Upon entering execution of an eBPF program, registers R1 - R5 initially can contain the input arguments for the program (similar to the argc/argv pair for a typical C program). The actual number of registers used, and their meaning, is defined by the program type; for example, a networking program might have an argument that includes network packet data and/or metadata.

## 1.3 Instruction encoding

An eBPF program is a sequence of instructions.

eBPF has two instruction encodings:

- the basic instruction encoding, which uses 64 bits to encode an instruction
- the wide instruction encoding, which appends a second 64-bit immediate (i.e., constant) value after the basic instruction for a total of 128 bits.

The basic instruction encoding is as follows, where MSB and LSB mean the most significant bits and least significant bits, respectively:

32 bits (MSB)	16 bits	4 bits	4 bits	8 bits (LSB)
imm	offset	src	dst	opcode

#### imm

signed integer immediate value

#### offset

signed integer offset used with pointer arithmetic

#### src

the source register number (0-10), except where otherwise specified (64-bit immediate instructions reuse this field for other purposes)

### dst

destination register number (0-10)

#### opcode

operation to perform

Note that most instructions do not use all of the fields. Unused fields must be set to zero.

As discussed below in 64-bit immediate instructions, some instructions use a 64-bit immediate value that is constructed as follows. The 64 bits following the basic instruction contain a pseudo instruction using the same format but with opcode, dst, src, and offset all set to zero, and imm containing the high 32 bits of the immediate value.

64 bits (MSB)	64 bits (LSB)
basic instruction	pseudo instruction

Thus the 64-bit immediate value is constructed as follows:

imm64 = imm + (next imm << 32)

where 'next\_imm' refers to the imm value of the pseudo instruction following the basic instruction.

In the remainder of this document 'src' and 'dst' refer to the values of the source and destination registers, respectively, rather than the register number.

### 1.3.1 Instruction classes

The encoding of the 'opcode' field varies and can be determined from the three least significant bits (LSB) of the 'opcode' field which holds the "instruction class", as follows:

		val		
cl	lass	ue	description	reference

BPF_LD	0x0 0	non-standard load operations	Load and store instructions		
BPF_LD X	0x0 1	load into register operations	Load and store instructions		
BPF_ST	0x0 2	store from immediate operations	Load and store instructions		
BPF_ST X	0x0 store from register operations 3		Load and store instructions		
BPF_AL U	0x0 32-bit arithmetic operations		Arithmetic and jump instructions		
BPF_JM P	0x0 5	64-bit jump operations	Arithmetic and jump instructions		
BPF_JM P32	0x0 6	32-bit jump operations	Arithmetic and jump instructions		
BPF_AL U64	0x0 7	64-bit arithmetic operations	Arithmetic and jump instructions		

# 1.4 Arithmetic and jump instructions

For arithmetic and jump instructions (BPF\_ALU, BPF\_ALU64, BPF\_JMP and BPF\_JMP32), the 8-bit 'opcode' field is divided into three parts:

4 bits (MSB)	1 bit	3 bits (LSB)	
code	source	instruction class	

### code

the operation code, whose meaning varies by instruction class

### source

the source operand location, which unless otherwise specified is one of:

source	value	description	
BPF_K 0x00 use 32-bit 'imm' value as source operand		use 32-bit 'imm' value as source operand	
BPF_X 0x08 use 'src' register value as source operand		use 'src' register value as source operand	

## instruction class

the instruction class (see Instruction classes)

### 1.4.1 Arithmetic instructions

Instruction class  $BPF\_ALU$  uses 32-bit wide operands (zeroing the upper 32 bits of the destination register) while  $BPF\_ALU64$  uses 64-bit wide operands for otherwise identical operations.

The 4-bit 'code' field encodes the operation as follows:

code	valu e	description
BPF_AD D	0x00	dst += src
BPF_SU B	0x10	dst -= src
BPF_MU L	0x20	dst *= src

BPF_DIV	0x30	dst = (src != 0) ? (dst / src) : 0
BPF_OR	0x40	dst  = src
BPF_AN D	0x50	dst &= src
BPF_LS H	0x60	dst <<= src
BPF_RS		dst >>= src
BPF_NE		dst = ~src
BPF_MO D	0x90	dst = (src != 0) ? (dst % src) : dst
BPF_XO         0xa0         dst ^= src           R         BPF_MO         0xb0         dst = src           V         V         D         D		dst ^= src
		dst = src
BPF_AR SH	0xc0	sign extending shift right
BPF_EN 0xd0 byte swap operations (see Byte swap instruction)		byte swap operations (see Byte swap instructions below)

where 'src' is the source operand value.

Underflow and overflow are allowed during arithmetic operations, meaning the 64-bit or 32-bit value will wrap. If eBPF program execution would result in division by zero, the destination register is instead set to zero. If execution would result in modulo by zero, the destination register is instead left unchanged.

### Examples:

```
BPF_ADD | BPF_X | BPF_ALU (0x0c) means:
```

```
dst = (uint32_t) (dst + src)
```

where '(uint32\_t)' indicates truncation to 32 bits.

BPF\_ADD | BPF\_X | BPF\_ALU64 (0x0f) means:

```
dst = dst + src
```

BPF\_XOR | BPF\_K | BPF\_ALU (0xa4) means:

```
src = (uint32_t) src ^ (uint32_t) imm
```

BPF\_XOR | BPF\_K | BPF\_ALU64 (0xa7) means:

```
src = src ^ imm
```

Also note that the modulo operation often varies by language when the dividend or divisor are negative, where Python, Ruby, etc. differ from C, Go, Java, etc. This specification requires that modulo use truncated division (where -13 % 3 == -1) as implemented in C, Go, etc.:

```
a \% n = a - n * trunc(a / n)
```

#### 1.4.1.1 Byte swap instructions

The byte swap instructions use an instruction class of BPF\_ALU and a 4-bit 'code' field of BPF\_END.

The byte swap instructions operate on the destination register only and do not use a separate source register or immediate value.

Byte swap instructions use non-default semantics of the 1-bit 'source' field in the 'opcode' field. Instead of indicating the source operator, it is instead used to select what byte order the operation converts from or to:

source	value	description	
BPF_TO_LE	0x00	convert between host byte order and little endian	
BPF_TO_B E	0x08	convert between host byte order and big endian	

The 'imm' field encodes the width of the swap operations. The following widths are supported: 16, 32 and 64. The following table summarizes the resulting possibilities:

opcode construction	opcode	i m m	mnemoni c	pseudocode
BPF_END   BPF_TO_LE   BPF_ALU	0xd4	1 6	le16 dst	dst = htole16(dst)
BPF_END   BPF_TO_LE   BPF_ALU	0xd4	3 2	le32 dst	dst = htole32(dst)
BPF_END   BPF_TO_LE   BPF_ALU	0xd4	6 4	le64 dst	dst = htole64(dst)
BPF_END   BPF_TO_BE   BPF_ALU	0xdc	1 6	be16 dst	dst = htobe16(dst)
BPF_END   BPF_TO_BE   BPF_ALU	0xdc	3 2	be32 dst	dst = htobe32(dst)
BPF_END   BPF_TO_BE   BPF_ALU	0xdc	6 4	be64 dst	dst = htobe64(dst)

### where

- mnenomic indicates a short form that might be displayed by some tools such as disassemblers
- 'htoleNN()' indicates converting a NN-bit value from host byte order to little-endian byte order
- 'htobeNN()' indicates converting a NN-bit value from host byte order to big-endian byte order

## 1.4.2 Jump instructions

Instruction class  $BPF\_JMP32$  uses 32-bit wide operands while  $BPF\_JMP$  uses 64-bit wide operands for otherwise identical operations.

The 4-bit 'code' field encodes the operation as below, where PC is the program counter:

code	valu e	sr c	description	notes
BPF_JA	0x0	0 x 0	PC += offset	BPF_JMP only
BPF_JEQ	0x1	a n y	PC += offset if dst == src	

BPF_JGT	0x2	a n y	PC += offset if dst > src	unsigned
BPF_JGE	0x3	a n y	PC += offset if dst >= src	unsigned
BPF_JSE T	0x4	a n y	PC += offset if dst & src	
BPF_JNE	0x5	a n y	PC += offset if dst != src	
BPF_JSG T	0x6	a n y	PC += offset if dst > src	signed
BPF_JSG E	0x7	a n y	PC += offset if dst >= src	signed
BPF_CAL L	0x8	0 x 0	call helper function imm	see Helper functions
BPF_CAL L	0x8	0 x 1	call PC += offset	see eBPF functions
BPF_CAL L	0x8	0 x 2	call runtime function imm	see Runtime functions
BPF_EXI T	0x9	0 x 0	return	BPF_JMP only
BPF_JLT	0xa	a n y	PC += offset if dst < src	unsigned
BPF_JLE	0xb	a n y	PC += offset if dst <= src	unsigned
BPF_JSL T	0xc	a n y	PC += offset if dst < src	signed
BPF_JSL E	0xd	a n y	PC += offset if dst <= src	signed

## 1.4.2.1 Helper functions

Helper functions are a concept whereby BPF programs can call into a set of function calls exposed by the eBPF runtime. Each helper function is identified by an integer used in a <code>BPF\_CALL</code> instruction. The available helper functions may differ for each eBPF program type.

Conceptually, each helper function is implemented with a commonly shared function signature defined as:

uint64\_t function(uint64\_t r1, uint64\_t r2, uint64\_t r3, uint64\_t r4, uint64\_t r5)

In actuality, each helper function is defined as taking between 0 and 5 arguments, with the remaining registers being ignored. The definition of a helper function is responsible for specifying the type (e.g., integer, pointer, etc.) of the value returned, the number of arguments, and the type of each argument.

Note that BPF\_CALL | BPF\_X | BPF\_JMP (0x8d), where the helper function integer would be read from a specified register, is not currently permitted.

### 1.4.2.2 Runtime functions

Runtime functions are like helper functions except that they are not specific to eBPF programs. They use a different numbering space from helper functions, but otherwise the same considerations apply.

#### 1.4.2.3 eBPF functions

eBPF functions are functions exposed by the same eBPF program as the caller, and are referenced by offset from the call instruction, similar to BPF\_JA. A BPF\_EXIT within the eBPF function will return to the caller.

### 1.5 Load and store instructions

For load and store instructions (BPF\_LD, BPF\_LDX, BPF\_ST, and BPF\_STX), the 8-bit 'opcode' field is divided as:

3 bits (MSB)	2 bits	3 bits (LSB)
mode	size	instruction class

#### mode

one of:

mode modifier	val ue	description	reference
BPF_IMM	0x 00	64-bit immediate instructions	64-bit immediate instructions
BPF_ABS	0x 20	legacy BPF packet access (absolute)	Legacy BPF Packet access instructions
BPF_IND	0x 40	legacy BPF packet access (indirect)	Legacy BPF Packet access instructions
BPF_MEM	0x 60	regular load and store operations	Regular load and store operations
BPF_ATOMI C	0x c0	atomic operations	Atomic operations

#### size

one of:

size modifier	value	description
BPF_W	0x00	word (4 bytes)
BPF_H	0x08	half word (2 bytes)
BPF_B	0x10	byte
BPF_DW	0x18	double word (8 bytes)

### instruction class

the instruction class (see Instruction classes)

### 1.5.1 Regular load and store operations

The BPF\_MEM mode modifier is used to encode regular load and store instructions that transfer data between a register and memory.

opcode construction	opcode	pseudocode
BPF_MEM   BPF_B   BPF_LDX	0x71	dst = *(uint8_t *) (src + offset)
BPF_MEM   BPF_H   BPF_LDX	0x69	dst = *(uint16_t *) (src + offset)
BPF_MEM   BPF_W   BPF_LDX	0x61	dst = *(uint32_t *) (src + offset)
BPF_MEM   BPF_DW   BPF_LDX	0x79	dst = *(uint64_t *) (src + offset)
BPF_MEM   BPF_B   BPF_ST	0x72	*(uint8_t *) (dst + offset) = imm
BPF_MEM   BPF_H   BPF_ST	0x6a	*(uint16_t *) (dst + offset) = imm
BPF_MEM   BPF_W   BPF_ST	0x62	*(uint32_t *) (dst + offset) = imm
BPF_MEM   BPF_DW   BPF_ST	0x7a	*(uint64_t *) (dst + offset) = imm
BPF_MEM   BPF_B   BPF_STX	0x73	*(uint8_t *) (dst + offset) = src
BPF_MEM   BPF_H   BPF_STX	0x6b	*(uint16_t *) (dst + offset) = src
BPF_MEM   BPF_W   BPF_STX	0x63	*(uint32_t *) (dst + offset) = src
BPF_MEM   BPF_DW   BPF_STX	0x7b	*(uint64_t *) (dst + offset) = src

## 1.5.2 Atomic operations

Atomic operations are operations that operate on memory and can not be interrupted or corrupted by other access to the same memory region by other eBPF programs or means outside of this specification.

All atomic operations supported by eBPF are encoded as store operations that use the <code>BPF\_ATOMIC</code> mode modifier as follows:

- BPF\_ATOMIC | BPF\_W | BPF\_STX (0xc3) for 32-bit operations
- BPF\_ATOMIC | BPF\_DW | BPF\_STX (0xdb) for 64-bit operations

Note that 8-bit (BPF\_B) and 16-bit (BPF\_H) wide atomic operations are not supported, nor is BPF\_ATOMIC | <size> | BPF\_ST.

The 'imm' field is used to encode the actual atomic operation. Simple atomic operation use a subset of the values defined to encode arithmetic operations in the 'imm' field to encode the atomic operation:

imm	value	description
BPF_ADD	0x00	atomic add
BPF_OR	0x40	atomic or
BPF_AND	0x50	atomic and
BPF_XOR	0xa0	atomic xor

BPF\_ATOMIC | BPF\_W | BPF\_STX (0xc3) with 'imm' = BPF\_ADD means:

```
*(uint32_t *)(dst + offset) += src
```

BPF\_ATOMIC | BPF\_DW | BPF\_STX (0xdb) with 'imm' = BPF ADD means:

```
*(uint64_t *)(dst + offset) += src
```

In addition to the simple atomic operations above, there also is a modifier and two complex atomic operations:

imm	value	description
BPF_FETCH	0x01	modifier: return old value
BPF_XCHG	0xe0   BPF_FETCH	atomic exchange
BPF_CMPXCHG	0xf0   BPF_FETCH	atomic compare and exchange

The BPF\_FETCH modifier is optional for simple atomic operations, and always set for the complex atomic operations. If the BPF\_FETCH flag is set, then the operation also overwrites src with the value that was in memory before it was modified.

The BPF\_XCHG operation atomically exchanges src with the value addressed by dst + offset.

The BPF\_CMPXCHG operation atomically compares the value addressed by dst + offset with R0. If they match, the value addressed by dst + offset is replaced with src. In either case, the value that was at dst + offset before the operation is zero-extended and loaded back to R0.

### 1.5.3 64-bit immediate instructions

Instructions with the BPF\_IMM 'mode' modifier use the wide instruction encoding defined in Instruction encoding, and use the 'src' field of the basic instruction to hold an opcode subtype.

The following instructions are defined, and use additional concepts defined below:

opcode construction	opc ode	s r c	pseudocode	imm type	dst type
BPF_IMM   BPF_DW   BPF_LD	0x1 8	0 x 0	dst = imm64	integer	integer
BPF_IMM   BPF_DW   BPF_LD	0x1 8	0 x 1	dst = map_by_fd(imm)	map fd	map
BPF_IMM   BPF_DW   BPF_LD	0x1 8	0 x 2	dst = mva(map_by_fd(imm)) + next_imm	map fd	data pointer
BPF_IMM   BPF_DW   BPF_LD	0x1 8	0 x 3	dst = variable_addr(imm)	variable id	data pointer
BPF_IMM   BPF_DW   BPF_LD	0x1 8	0 x 4	dst = code_addr(imm)	integer	code pointer
BPF_IMM   BPF_DW   BPF_LD	0x1 8	0 x 5	dst = map_by_idx(imm)	map index	map
BPF_IMM   BPF_DW   BPF_LD	0x1 8	0 x 6	<pre>dst = mva(map_by_idx(imm)) + next_imm</pre>	map index	data pointer

### where

- map\_by\_fd(fd) means to convert a 32-bit POSIX file descriptor into an address of a map object (see Map objects)
- map\_by\_index(index) means to convert a 32-bit index into an address of a map object
- mva(map) gets the address of the first value in a given map object
- variable\_addr(id) gets the address of a variable (see Variables) with a given id

- code\_addr(offset) gets the address of the instruction at a specified relative offset in units of 64-bit blocks
- the 'imm type' can be used by disassemblers for display
- the 'dst type' can be used for verification and JIT compilation purposes

### 1.5.3.1 Map objects

Maps are shared memory regions accessible by eBPF programs on some platforms, where we use the term "map object" to refer to an object containing the data and metadata (e.g., size) about the memory region. A map can have various semantics as defined in a separate document, and may or may not have a single contiguous memory region, but the 'mva(map)' is currently only defined for maps that do have a single contiguous memory region. Support for maps is optional.

Each map object can have a POSIX file descriptor (fd) if supported by the platform, where 'map\_by\_fd(fd)' means to get the map with the specified file descriptor. Each eBPF program can also be defined to use a set of maps associated with the program at load time, and 'map\_by\_index(index)' means to get the map with the given index in the set associated with the eBPF program containing the instruction.

#### 1.5.3.2 Variables

Variables are memory regions, identified by integer ids, accessible by eBPF programs on some platforms. The 'variable\_addr(id)' operation means to get the address of the memory region identified by the given id. Support for such variables is optional.

### 1.5.4 Legacy BPF Packet access instructions

eBPF previously introduced special instructions for access to packet data that were carried over from classic BPF. However, these instructions are deprecated and should no longer be used.

# 1.6 Appendix

For reference, the following table lists opcodes in order by value.

op co de	s r c	i m m	description	reference
0x 00	0 x 0	a n y	(additional immediate value)	64-bit immediate instructions
0x 04	0 x 0	a n y	dst = (uint32_t)(dst + imm)	Arithmetic instructions
0x 05	0 x 0	0 x 0 0	goto +offset	Jump instructions
0x 07	0 x 0	a n y	dst += imm	Arithmetic instructions
0x 0c	a n y	0 x 0 0	dst = (uint32_t)(dst + src)	Arithmetic instructions
0x Of	a n y	0 x 0 0	dst += src	Arithmetic instructions

0x 14	0 x 0	a n y	dst = (uint32_t)(dst - imm)	Arithmetic instructions
0x 15	0 x 0	a n y	if dst == imm goto +offset	Jump instructions
0x 16	0 x 0	a n y	if (uint32_t)dst == imm goto +offset	Jump instructions
0x 17	0 x 0	a n y	dst -= imm	Arithmetic instructions
0x 18	0 x 0	a n y	dst = imm64	64-bit immediate instructions
0x 18	0 x 1	a n y	dst = map_by_fd(imm)	64-bit immediate instructions
0x 18	0 x 2	a n y	dst = mva(map_by_fd(imm)) + next_imm	64-bit immediate instructions
0x 18	0 x 3	a n y	dst = variable_addr(imm)	64-bit immediate instructions
0x 18	0 x 4	a n y	dst = code_addr(imm)	64-bit immediate instructions
0x 18	0 x 5	a n y	dst = map_by_idx(imm)	64-bit immediate instructions
0x 18	0 x 6	a n y	dst = mva(map_by_idx(imm)) + next_imm	64-bit immediate instructions
0x 1c	a n y	0 x 0 0	dst = (uint32_t)(dst - src)	Arithmetic instructions
0x 1d	a n y	0 x 0 0	if dst == src goto +offset	Jump instructions
0x 1e	a n y	0 x 0 0	if (uint32_t)dst == (uint32_t)src goto +offset	Jump instructions
0x 1f	a n y	0 x 0 0	dst -= src	Arithmetic instructions

0x 20	a n y	a n y	(deprecated, implementation-specific)	Legacy BPF Packet access instructions
0x 24	0 x 0	a n y	dst = (uint32_t)(dst * imm)	Arithmetic instructions
0x 25	0 x 0	a n y	if dst > imm goto +offset	Jump instructions
0x 26	0 x 0	a n y	if (uint32_t)dst > imm goto +offset	Jump instructions
0x 27	0 x 0	a n y	dst *= imm	Arithmetic instructions
0x 28	a n y	a n y	(deprecated, implementation-specific)	Legacy BPF Packet access instructions
0x 2c	a n y	0 x 0 0	dst = (uint32_t)(dst * src)	Arithmetic instructions
0x 2d	a n y	0 x 0 0	if dst > src goto +offset	Jump instructions
0x 2e	a n y	0 x 0 0	if (uint32_t)dst > (uint32_t)src goto +offset	Jump instructions
0x 2f	a n y	0 x 0 0	dst *= src	Arithmetic instructions
0x 30	a n y	a n y	(deprecated, implementation-specific)	Legacy BPF Packet access instructions
0x 34	0 x 0	a n y	dst = (uint32_t)((imm != 0) ? (dst / imm) : 0)	Arithmetic instructions
0x 35	0 x 0	a n y	if dst >= imm goto +offset	Jump instructions
0x 36	0 x 0	a n y	if (uint32_t)dst >= imm goto +offset	Jump instructions
0x 37	0 x 0	a n y	dst = (imm != 0) ? (dst / imm) : 0	Arithmetic instructions

0x 38	a n y	a n y	(deprecated, implementation-specific)	Legacy BPF Packet access instructions
0x 3c	a n y	0 x 0 0	dst = (uint32_t)((imm != 0) ? (dst / src) : 0)	Arithmetic instructions
0x 3d	a n y	0 x 0 0	if dst >= src goto +offset	Jump instructions
0x 3e	a n y	0 x 0 0	if (uint32_t)dst >= (uint32_t)src goto +offset	Jump instructions
0x 3f	a n y	0 x 0 0	dst = (src !+ 0) ? (dst / src) : 0	Arithmetic instructions
0x 40	a n y	a n y	(deprecated, implementation-specific)	Legacy BPF Packet access instructions
0x 44	0 x 0	a n y	dst = (uint32_t)(dst   imm)	Arithmetic instructions
0x 45	0 x 0	a n y	if dst & imm goto +offset	Jump instructions
0x 46	0 x 0	a n y	if (uint32_t)dst & imm goto +offset	Jump instructions
0x 47	0 x 0	a n y	dst  = imm	Arithmetic instructions
0x 48	a n y	a n y	(deprecated, implementation-specific)	Legacy BPF Packet access instructions
0x 4c	a n y	0 x 0 0	dst = (uint32_t)(dst   src)	Arithmetic instructions
0x 4d	a n y	0 x 0 0	if dst & src goto +offset	Jump instructions
0x 4e	a n y	0 x 0 0	if (uint32_t)dst & (uint32_t)src goto +offset	Jump instructions

0x 4f	a n y	0 x 0 0	dst  = src	Arithmetic instructions
0x 50	a n y	a n y	(deprecated, implementation-specific)	Legacy BPF Packet access instructions
0x 54	0 x 0	a n y	dst = (uint32_t)(dst & imm)	Arithmetic instructions
0x 55	0 x 0	a n y	if dst != imm goto +offset	Jump instructions
0x 56	0 x 0	a n y	if (uint32_t)dst != imm goto +offset	Jump instructions
0x 57	0 x 0	a n y	dst &= imm	Arithmetic instructions
0x 58	a n y	a n y	(deprecated, implementation-specific)	Legacy BPF Packet access instructions
0x 5c	a n y	0 x 0 0	dst = (uint32_t)(dst & src)	Arithmetic instructions
0x 5d	a n y	0 x 0 0	if dst != src goto +offset	Jump instructions
0x 5e	a n y	0 x 0 0	if (uint32_t)dst != (uint32_t)src goto +offset	Jump instructions
0x 5f	a n y	0 x 0 0	dst &= src	Arithmetic instructions
0x 61	a n y	0 x 0 0	dst = *(uint32_t *)(src + offset)	Load and store instructions
0x 62	0 x 0	a n y	*(uint32_t *)(dst + offset) = imm	Load and store instructions
0x 63	a n y	0 x 0 0	*(uint32_t *)(dst + offset) = src	Load and store instructions

0x 64	0 x 0	a n y	dst = (uint32_t)(dst << imm)	Arithmetic instructions
0x 65	0 x 0	a n y	if dst s> imm goto +offset	Jump instructions
0x 66	0 x 0	a n y	if (int32_t)dst s> (int32_t)imm goto +offset	Jump instructions
0x 67	0 x 0	a n y	dst <<= imm	Arithmetic instructions
0x 69	a n y	0 x 0 0	dst = *(uint16_t *)(src + offset)	Load and store instructions
0x 6a	0 x 0	a n y	*(uint16_t *)(dst + offset) = imm	Load and store instructions
0x 6b	a n y	0 x 0 0	*(uint16_t *)(dst + offset) = src	Load and store instructions
0x 6c	a n y	0 x 0 0	dst = (uint32_t)(dst << src)	Arithmetic instructions
0x 6d	a n y	0 x 0 0	if dst s> src goto +offset	Jump instructions
0x 6e	a n y	0 x 0 0	if (int32_t)dst s> (int32_t)src goto +offset	Jump instructions
0x 6f	a n y	0 x 0 0	dst <<= src	Arithmetic instructions
0x 71	a n y	0 x 0 0	dst = *(uint8_t *)(src + offset)	Load and store instructions
0x 72	0 x 0	a n y	*(uint8_t *)(dst + offset) = imm	Load and store instructions
0x 73	a n y	0 x 0 0	*(uint8_t *)(dst + offset) = src	Load and store instructions

0x 74	0 x 0	a n y	$dst = (uint32_t)(dst >> imm)$	Arithmetic instructions
0x 75	0 x 0	a n y	if dst s>= imm goto +offset	Jump instructions
0x 76	0 x 0	a n y	if (int32_t)dst s>= (int32_t)imm goto +offset	Jump instructions
0x 77	0 x 0	a n y	dst >>= imm	Arithmetic instructions
0x 79	a n y	0 x 0 0	dst = *(uint64_t *)(src + offset)	Load and store instructions
0x 7a	0 x 0	a n y	*(uint64_t *)(dst + offset) = imm	Load and store instructions
0x 7b	a n y	0 x 0 0	*(uint64_t *)(dst + offset) = src	Load and store instructions
0x 7c	a n y	0 x 0 0	dst = (uint32_t)(dst >> src)	Arithmetic instructions
0x 7d	a n y	0 x 0 0	if dst s>= src goto +offset	Jump instructions
0x 7e	a n y	0 x 0 0	if (int32_t)dst s>= (int32_t)src goto +offset	Jump instructions
0x 7f	a n y	0 x 0 0	dst >>= src	Arithmetic instructions
0x 84	0 x 0	0 x 0 0	dst = (uint32_t)-dst	Arithmetic instructions
0x 85	0 x 0	a n y	call helper function imm	Helper functions
0x 85	0 x 1	a n y	call PC += offset	eBPF functions

0x 85	0 x 2	a n y	call runtime function imm	Runtime functions
0x 87	0 x 0	0 x 0 0	dst = -dst	Arithmetic instructions
0x 94	0 x 0	a n y	dst = (uint32_t)((imm != 0) ? (dst % imm) : dst)	Arithmetic instructions
0x 95	0 x 0	0 x 0 0	return	Jump instructions
0x 97	0 x 0	a n y	dst = (imm != 0) ? (dst % imm) : dst	Arithmetic instructions
0x 9c	a n y	0 x 0 0	dst = (uint32_t)((src != 0) ? (dst % src) : dst)	Arithmetic instructions
0x 9f	a n y	0 x 0 0	dst = (src != 0) ? (dst % src) : dst	Arithmetic instructions
0x a4	0 x 0	a n y	dst = (uint32_t)(dst ^ imm)	Arithmetic instructions
0x a5	0 x 0	a n y	if dst < imm goto +offset	Jump instructions
0x a6	0 x 0	a n y	if (uint32_t)dst < imm goto +offset	Jump instructions
0x a7	0 x 0	a n y	dst ^= imm	Arithmetic instructions
0x ac	a n y	0 x 0 0	dst = (uint32_t)(dst ^ src)	Arithmetic instructions
0x ad	a n y	0 x 0 0	if dst < src goto +offset	Jump instructions
0x ae	a n y	0 x 0 0	if (uint32_t)dst < (uint32_t)src goto +offset	Jump instructions

0x af	a n y	0 x 0 0	dst ^= src	Arithmetic instructions
0x b4	0 x 0	a n y	dst = (uint32_t) imm	Arithmetic instructions
0x b5	0 x 0	a n y	if dst <= imm goto +offset	Jump instructions
0x a6	0 x 0	a n y	if (uint32_t)dst <= imm goto +offset	Jump instructions
0x b7	0 x 0	a n y	dst = imm	Arithmetic instructions
0x bc	a n y	0 x 0 0	dst = (uint32_t) src	Arithmetic instructions
0x bd	a n y	0 x 0	if dst <= src goto +offset	Jump instructions
0x be	a n y	0 x 0 0	if (uint32_t)dst <= (uint32_t)src goto +offset	Jump instructions
0x bf	a n y	0 x 0	dst = src	Arithmetic instructions
0xc 3	a n y	0 x 0 0	lock *(uint32_t *)(dst + offset) += src	Atomic operations
0xc 3	a n	0 x	lock:	Atomic operations
3	y	0 1	*(uint32_t *)(dst + offset) += src src = *(uint32_t *)(dst + offset)	
0xc 3	a n y	0 x 4 0	*(uint32_t *)(dst + offset)  = src	Atomic operations
0xc 3	a n	0 x	lock:	Atomic operations
-	у	4	*(uint32_t *)(dst + offset)  = src src = *(uint32_t *)(dst + offset)	

0xc 3	a n y	0 x 5 0	*(uint32_t *)(dst + offset) &= src	Atomic operations
0xc 3	a n y	0 x 5 1	<pre>lock:  *(uint32_t *)(dst + offset) &amp;= src src = *(uint32_t *)(dst + offset)</pre>	Atomic operations
0xc 3	a n y	0 x a 0	*(uint32_t *)(dst + offset) ^= src	Atomic operations
0xc 3	a n y	0 x a 1	<pre>  lock:  *(uint32_t *)(dst + offset) ^= src src = *(uint32_t *)(dst + offset)</pre>	Atomic operations
0xc 3	a n y	0 x e 1	<pre>lock:  temp = *(uint32_t *)(dst + offset)  *(uint32_t *)(dst + offset) = src  src = temp</pre>	Atomic operations
0xc 3	a n y	0 x f 1	<pre>lock:  temp = *(uint32_t *)(dst + offset) if *(uint32_t)(dst + offset) == R0     *(uint32_t)(dst + offset) = src R0 = temp</pre>	Atomic operations
0xc 4	0 x 0	a n y	dst = (uint32_t)(dst s>> imm)	Arithmetic instructions
0xc 5	0 x 0	a n y	if dst s< imm goto +offset	Jump instructions
0xc 6	0 x 0	a n y	if (int32_t)dst s< (int32_t)imm goto +offset	Jump instructions
0xc 7	0 x 0	a n y	dst s>>= imm	Arithmetic instructions
0xc c	a n y	0 x 0 0	dst = (uint32_t)(dst s>> src)	Arithmetic instructions
0xc d	a n y	0 x 0 0	if dst s< src goto +offset	Jump instructions

0xc e	a n y	0 x 0 0	if (int32_t)dst s< (int32_t)src goto +offset	Jump instructions
0xc f	a n y	0 x 0 0	dst s>>= src	Arithmetic instructions
0x d4	0 x 0	0 x 1 0	dst = htole16(dst)	Byte swap instructions
0x d4	0 x 0	0 x 2 0	dst = htole32(dst)	Byte swap instructions
0x d4	0 x 0	0 x 4 0	dst = htole64(dst)	Byte swap instructions
0x d5	0 x 0	a n y	if dst s<= imm goto +offset	Jump instructions
0x d6	0 x 0	a n y	if (int32_t)dst s<= (int32_t)imm goto +offset	Jump instructions
0x db	a n y	0 x 0 0	lock *(uint64_t *)(dst + offset) += src	Atomic operations
0x db	a n y	0 x 0 1	<pre>lock:  *(uint64_t *)(dst + offset) += src src = *(uint64_t *)(dst + offset)</pre>	Atomic operations
0x db	a n y	0 x 4 0	*(uint64_t *)(dst + offset)  = src	Atomic operations
0x db	a n y	0 x 4 1	<pre>lock:     *(uint64_t *)(dst + offset)  = src lock src = *(uint64_t *)(dst + offset)</pre>	Atomic operations
0x db	a n y	0 x 5 0	*(uint64_t *)(dst + offset) &= src	Atomic operations

0x db	a n y	0 x 5 1	<pre>lock:  *(uint64_t *)(dst + offset) &amp;= src src = *(uint64_t *)(dst + offset)</pre>	Atomic operations
0x db	a n y	0 x a 0	*(uint64_t *)(dst + offset) ^= src	Atomic operations
0x db	a n y	0 x a 1	<pre>  lock:   *(uint64_t *)(dst + offset) ^= src     src = *(uint64_t *)(dst + offset)     src = *(uint64_t</pre>	Atomic operations
0x db	a n y	0 x e 1	<pre>lock:  temp = *(uint64_t *)(dst + offset)  *(uint64_t *)(dst + offset) = src  src = temp</pre>	Atomic operations
0x db	a n y	0 x f 1	<pre>lock:  temp = *(uint64_t *)(dst + offset) if *(uint64_t)(dst + offset) == R0     *(uint64_t)(dst + offset) = src R0 = temp</pre>	Atomic operations
0x dc	0 x 0	0 x 1 0	dst = htobe16(dst)	Byte swap instructions
0x dc	0 x 0	0 x 2 0	dst = htobe32(dst)	Byte swap instructions
0x dc	0 x 0	0 x 4 0	dst = htobe64(dst)	Byte swap instructions
0x dd	a n y	0 x 0 0	if dst s<= src goto +offset	Jump instructions
0x de	a n y	0 x 0 0	if (int32_t)dst s<= (int32_t)src goto +offset	Jump instructions