

<u>הנדסת תוכנה</u> Software Engineering *מערכות משובצות מחשב (קורס מס׳ 10110*

הרצאה מספר 6 ב – הפעלת מערכת פסיקות

PIC32

בקורס מערכות משובצות מחשב

כתב: ד"ר מנחם אפשטיין

מערכות זמן אמת

eoיקות - eoיקות

Real Time - Embedded System

? (Interrupt) מהי פסיקה

- פסיקה הינה אות אסינכרוני המתקבל מתוכנה או חומרה,ומאפשר שינוי בביצוע סדר התוכנית ללא בקרה מותנית.
- ביצוע הפסיקה גורם ליציאה לתוכנית משנה, ובסיום השגרה התוכנית חוזרת לאותה הנקודה שממה יצאה לטיפול בפסיקה.
- פסיקות משמשות כאמצעי תקשורת בין תהליכים במחשב
 ונמצאות בשימוש נרחב במחשבים הפועלים בריבוי
 משימות, ובפרט במערכות בזמן אמת.


? כיצד פועלת פסיקה

- ברגע בקשת פסיקה, משתנה דגל הפסיקה הספציפית מרמה לוגית "0" לרמה לוגית "1", ונשלחת בקשת פסיקה הכוללת את עדיפות הפסיקה לבדיקה במעבד.
- רמעבד מבצע בדיקת עדיפויות ומחליט על ביצוע הפסיקה בעלת העדיפות הגבוהה ביותר, ובמקביל להחלטה, מחושבת כתובת תוכנית הפסיקה שנקבעה.
- לאחר ההחלטה נעצר באקראי רצף התוכנית המקורית והמעבד פונה לטיפול בתוכנית המשנה של הפסיקה, בסיום תוכנית המשנה חוזר לאותה הנקודה שממנה יצא בתוכנית המקורית.

מנגנון הפסיקות ב PIC32

FIGURE 8-2: INTERRUPT PROCESS

StatusIE=1 אפשור פסיקות והמשך טיפול בפסיקה בעלת העדיפות הגבוהה ביותר.



Note: SRSCtl, Cause, Status, and IntCtl registers are CPU registers and are described in Section 2. "CPU".

Control Registers

- ► INTCON: Interrupt Control Register
- INTSTAT: Interrupt Status Register
- ▶ IPTMR: Interrupt Proximity Timer Register
- ▶ IFSO IFS1: Interrupt Flag Status Registers
- ▶ IECO, IEC1: Interrupt Enable Control Registers
- IPC0 IPC11: Interrupt Priority Control Registers

IPC0-11:

רגיסטרים הקובעים את עדיפות הפסיקות (1-7)

7 - פסיקה בעדיפות הגבוהה ביותר.

1 - פסיקה בעדיפות הנמוכה ביותר.

. פסיקה לא פעילה.

וקביעת תת עדיפות (0-3).

REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER r-x r-x r-x r-x r-x r-x bit 31 r-x r-x r-x r-x r-x r-x bit 23 R/W-0 R/W-0 R/W-0 r-x r-x r-x **FRZ MVEC** bit 15 R/W-0 R/W-0 R/W-0 r-x r-x r-x INT4EP INT3EP INT2EP bit 7 bit 3 bit 31-17 Reserved: Write '0'; ignore read \$\$0: Single Vector Shadow Register Set bit 1 = Single vector is presented with a shadow register set 0 = Single vector is not presented with a shadow register set bit 2 Reserved: Write '0'; ignore read FRZ: Freeze in Debug Exception Mode bit 1 = Freeze operation when CPU is in Debug Exception mode 0 = Continue operation even when CPU is in Debug Exception mode bit 1 Note: FRZ is writable in Debug Exception mode only, it is forced to '0' in normal mode. Reserved: Write '0'; ignore read MVEC: Multi-Vector Configuration bit 1 = Interrupt controller configured for Multi-Vectored mode 0 = Interrupt controller configured for Single Vectored mode bit 0 Reserved: Write '0': ignore read bit 10-8 Tr C<2:0>: Temporal Proximity Centrel bit 111 = Interrupt of group priority 7 or lower starts the IP timer 110 = Interrupt of group priority 6 or lower starts the IP timer 101 = Interrupt of group priority 5 or lower starts the IP timer 100 = Interrupt of group priority 4 or lower starts the IP timer 011 = Interrupt of group priority 3 or lower starts the IP timer 010 = Interrupt of group priority 2 or lower starts the IP timer 001 = Interrupt of group priority 1 starts the IP timer 000 = Disables proximity timer reserved: Write '0'; ignore read INT4EP: External Interrupt 4 Edge Polarity Control bit 1 = Rising edge = Ealling edge

bit 16

bit 15 bit 14

bit 13

bit 12

bit 11

bit 7-5 bit 4

Bits 4-0: Edge P. קביעת אופן פעולה עבור קלט חיצוני. סוג הפולס-עליה או ירדה

INTSEP: External Interrupt 3 Edge Polarity Control bit

1 = Rising edge

r-x

R/W-0

SS₀

R/W-0

R/W-0

INT0EP

bit

bit 24

bit 16

0 = Falling edge

r-x

r-x

R/W-0

TPC<2:0>

R/W-0

INT1EP

INT2EP: External Interrupt 2 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

INT1EP: External Interrupt 1 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

INTOEP: External Interrupt 0 Edge Polarity Control bit

1 = Rising edge

= Falling edge

REGISTER 8-2: INTSTAT: INTERRUPT STATUS REGISTER

r-x	Г-Х						
_	_	_	_	_	_	_	_
bit 31							bit 24

r-x	Г-Х	г-х	r-x	Г-Х	г-х	Г-Х	r-x
_	_	_	_	_	_	_	_
bit 23	•	•	•	•			bit 16

Г-Х	Г-Х	Г-Х	Г-Х	г-х	R-0	R-0	R-0
_	_	_	_	_		RIPL<2:0>	
bit 15							bit 8

r-x	г-х	R-0	R-0	R-0	R-0	R-0	R-0
_	_ (VEC	<5:0>		
bit 7							bit 0

Bit 10-8: VEC אפשור להפסקת פסיקה (בזמן תהליך פסיקה)

bit 31-11 Reserved: Write '0'; ignore read

bit 10-8 RIPL<2:0>: Requested Priority Level bits

000 - 111 = The priority level of the latest interrupt presented to the CPU

Note: This value should only be used when the interrupt controller is configured for Single

Vector mode.

bit 5-0 VEC: Interrupt vector bits

00000 - 11111 = The interrupt vector that is presented to the CPU

Note: This value should only be used when the interrupt controller is configured for Single Vector mode.

REGISTER 8-3: IPTMR: INTERRUPT PROXIMITY TIMER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			IPTMR<	31:24>			
bit 31							bit 24

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IPTMR<23:16>									
bit 23 b									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	IPTMR<15:8>									
bit 15							bit 8			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	IPTMR<7:0>									
bit 7							bit 0			

IPTMR bit 31-0: ערך הטעינה של טיימר ניהול פסיקה. IP Timer

bit 31-0 IPTMR: Interrupt Proximity Timer Reload bits
Used by the interrupt proximity timer as a reload value w

Used by the interrupt proximity timer as a reload value when the interrupt proximity timer is triggered by an interrupt event.

-1-

REGISTER	8-4:	IFS0: I	NTERRUPT I	FLAG STA	TUS F	EGISTE	ER 0	ות:	סיק	הפ	יסטרי דגלי
R/W-0		R/W-0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0	R/W-0]	
I2C1MIF		I2CSIF	I2CBIF	U1TXIF	U	J1RXIF	U1EIF	SPI1RXIF	SPI1TXIF	oit 13	IC3IF: Input Compare 3 Interrupt Request F
bit 31									bit 24	1	1 = Interrupt request has occurred 0 = No interrupt request has a occurred
R/W-0		R/W-0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	_pit 12	T3IF: Timer3 Interrupt Request Flag bit
SPI1EIF		OC5IF	IC5IF	T5IF		NT4IF	OC4IF	IC4IF	T4IF	-	1 = Interrupt request has occurred 0 = No interrupt request has a occurred
bit 23		OCSIF	ICSIF	1315		N14IF	00411	IC4IF		oit 11	INT2IF: External Interrupt 2 Request Flag bi
										_	1 = Interrupt request has occurred 0 = No interrupt request has a occurred
R/W-0		R/W-0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	oit 10	OC2IF: Output Compare 2 Interrupt Reques
INT3IF		OC3IF	IC3IF	T3IF		NT2IF	OC2IF	IC2IF	T2IF		1 = Interrupt request has occurred
oit 15									bit 8		0 = No interrupt request has a occurred
										⊐oit 9 —	IC2IF: Input Compare 2 Interrupt Request F 1 = Interrupt request has occurred
R/W-0		R/W-0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0	R/W-0		0 = No interrupt request has a occurred
INT1IF		OC1IF	IC2IF	T1IF		NT0IF	CS1IF	CS0IF	CTIF	oit 8	T2IF: Timer2 Interrupt Request Flag bit
oit 7	'		•	•	'		•	•	bit 0	D	1 = Interrupt request has occurred 0 = No interrupt request has a occurred
										bit 7	INT1IF: External Interrupt 1 Request Flag bi
it 31			Interrupt Request I	Flag bit	bit 22		SIF: Output Compare		est Flag bit		1 = Interrupt request has occurred
		upt request h	as occurred st has a occurred				Interrupt request ha No interrupt request			bit 6	 0 = No interrupt request has a occurred OC1IF: Output Compare 1 Interrupt Reques
			terrupt Request Fla	g bit	bit 21		F: Input Compare 5		Flag bit	טונס	1 = Interrupt request has occurred
		upt request h		-			Interrupt request ha No interrupt request				0 = No interrupt request has a occurred
it 29			st has a occurred lision Interrupt Requ	iest Flag bit	bit 20		: Timer5 Interrupt R			bit 5	IC1IF: Input Compare 1 Interrupt Request
	1 = Intern	upt request h	as occurred	acott lag bit			Interrupt request ha				1 = Interrupt request has occurred 0 = No interrupt request has a occurred
			st has a occurred	augat Flambit	bit 19		No interrupt request #IF: External Interru		hit	bit 4	T1IF: Timer1 Interrupt Request Flag bit
		UARI1 Irans upt request h	smitter Interrupt Red as occurred	quest Flag bit	DIL 13		Interrupt request ha		UII.		1 = Interrupt request has occurred
	0 = No in	terrupt reque	st has a occurred				No interrupt request				0 = No interrupt request has a occurred
it 27		UART1 Rece	eiver Interrupt Requ	est Flag bit	bit 18		IIF: Output Compare Interrupt request has		est Flag bit	bit 3	INT0IF: External Interrupt 0 Request Flag
			st has a occurred			0 = 1	No interrupt request ha	has a occurred			1 = Interrupt request has occurred
			nterrupt Request FI	ag bit	bit 17		F: Input Compare 4		Flag bit	hit 2	0 = No interrupt request has a occurred CS1IE: Core Software Interrupt 1 Pegues
		upt request h terrupt reques	as occurred st has a occurred				Interrupt request ha No interrupt request			bit 2	CS1IF: Core Software Interrupt 1 Reques 1 = Interrupt request has occurred
			ive Interrupt Reque	st Flag bit	bit 16		: Timer4 Interrupt R				0 = No interrupt request has a occurred
	1 = Intern	upt request h	as occurred	Ü			Interrupt request ha			bit 1	CS0IF: Core Software Interrupt 0 Reques
			st has a occurred mitter Interrupt Red	uest Flag bit	bit 15		No interrupt request BIF: Extemal Interru		bit		1 = Interrupt request has occurred
		upt request h		pacer ray bit		1 = I	Interrupt request ha	s occurred			0 = No interrupt request has a occurred
			st has a occurred		bit 4.4		No interrupt request		oot Elog hit	bit 0	CTIF: Core Timer Interrupt Request Flag
	1 = Intern	upt request h	nterrupt Request Fla las occurred st has a occurred	ag bit	bit 14	1 = I	BIF: Output Compare Interrupt request ha No interrupt request	s occurred	st Flag DIT		1 = Interrupt request has occurred 0 = No interrupt request has a occurred

REGISTER 8-5: IFS1: INTERRUPT FLAG STATUS REGISTER 1

December 1 Write (a): ignore road

1 = Interrupt request has occurred

0 = No interrupt request has a occurred

bit on oc

	_	2	_	
_				Т

I2C2MIE: I2C2 Macter Interrupt Degreet hit

1 = Interrupt request has occurred

0 = No interrupt request has a occurred

r-x	Г-Х	r-x	Г-Х	Г-Х	Г-Х	R/W-0	R/W-0
_	_	_	_	_	_	USBIF	FCEIF
bit 31							bit 24

r-x	Г-Х	r-x	Г-Х	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	_	DMA3IF	DMA2IF	DMA1IF	DMA0IF
bit 23							bit 16

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPI2RXIF	SPI2TXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF
bit 7							bit 0

hit 13

המשך רגיסטרי דגלי הפסיקות:

bit 31-26	Reserved: Write '0'; ignore read	bit 13	I2C2MIF: I2C2 Master Interrupt Request bit
bit 25	USBIF: USB Interrupt Request Flag bit		1 = Interrupt request has occurred 0 = No interrupt request has a occurred
	1 = Interrupt request has occurred 0 = No interrupt request has a occurred	bit 12	I2C2SIF: I2C2 Slave Interrupt Request bit
bit 24	FCEIF: Flash Control Event Interrupt Flag bit		1 = Interrupt request has occurred 0 = No interrupt request has a occurred
	1 = Interrupt request has occurred 0 = No interrupt request has a occurred	bit 11	I2C2BIF: I2C2 Bus Collision Interrupt Request bit
bit 23-20	Reserved: Write '0'; ignore read		1 = Interrupt request has occurred 0 = No interrupt request has a occurred
bit 19	DMA3IF: DMA3 Interrupt Request Flag bit	bit 10	U2TXIF: UART2 Transmitter Interrupt Request bit
	1 = Interrupt request has occurred 0 = No interrupt request has a occurred		1 = Interrupt request has occurred 0 = No interrupt request has a occurred
bit 18	DMA2IF: DMA2 Interrupt Request Flag bit	bit 9	U2RXIF: UART2 Receiver Interrupt Request Flag bit
	1 = Interrupt request has occurred 0 = No interrupt request has a occurred		1 = Interrupt request has occurred 0 = No interrupt request has a occurred
bit 17	DMA1IF: DMA1 Interrupt Request Flag bit	bit 8	U2EIF: UART2 Error Interrupt Request Flag bit
	1 = Interrupt request has occurred 0 = No interrupt request has a occurred		1 = Interrupt request has occurred 0 = No interrupt request has a occurred
bit 16	DMA0IF: DMA0 Interrupt Request Flag bit	bit 7	SPI2RXIF: SPI2 Receiver Interrupt Request Flag bit
	1 = Interrupt request has occurred 0 = No interrupt request has a occurred		1 = Interrupt request has occurred 0 = No interrupt request has a occurred
bit 15	RTCCIF: Real Time Clock Interrupt Flag bit	bit 6	SPI2TXIF: SPI2 Transmitter Interrupt Request Flag bit
	1 = Interrupt request has occurred 0 = No interrupt request has a occurred		1 = Interrupt request has occurred 0 = No interrupt request has a occurred
bit 14	FSCMIF: Fail-Safe Clock Monitor Interrupt Flag bit	t bit 5	SPI2EIF: SPI2 Error Interrupt Request Flag bit
4			

CMP2IF: Comparator 2 Interrupt Request Flag bit

1 = Interrupt request has occurred

0 = No interrupt request has a occurred

CMP1IF: Comparator 1 Interrupt Request Flag bit

1 = Interrupt request has a occurred

0 = No interrupt request has a occurred

PMPIF: Parallel Master Port Interrupt Request Flag bit

1 = Interrupt request has occurred

0 = No interrupt request has a occurred

AD1IF: Analog-to-Digital 1 Interrupt Request Flag bit

1 = Interrupt request has occurred

0 = No interrupt request has a occurred

CNIF: Input Change Interrupt Request Flag bit

1 = Interrupt request has occurred

0 = No interrupt request has occurred

bit 4

bit 3

bit 2

bit 1

bit 0

-	1

						-1-			
REGISTER	R 8-6: IEC0: I	INTERRUPT	ENABLE CO	NTROL REG	SISTER 0				רגיסטרי אפש
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1RXIE	SPI1TXIE		
bit 31		•		•	•		bit 24		CONITION
									הפסיקות:
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	bit 13	IC3IE: Input Compare 3 Interrupt Enable bit
SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE		1 = Interrupt is enabled
bit 23	'	1	•	'	•		bit 16	bit 12	0 = Interrupt is disabled
								DIL 12	T3IE: Timer3 Interrupt Enable bit 1 = Interrupt is enabled
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		0 = Interrupt is disabled
INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	bit 11	INT2IE: External Interrupt 2 Enable bit
bit 15	000.2				002.2	102.12	bit 8		1 = Interrupt is enabled 0 = Interrupt is disabled
DK 10							Dit 0	bit 10	OC2IE: Output Compare 2 Interrupt Enable bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		1 = Interrupt is enabled
INT1IE							CTIE		0 = Interrupt is disabled
	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE		bit 9	IC2IE: Input Compare 2 Interrupt Enable bit 1 = Interrupt is enabled
bit 7							bit 0		0 = Interrupt is enabled
								bit 8	T2IE: Timer2 Interrupt Enable bit
bit 31	I2C2MIE: I2C2 Maste	er Interrupt Enable	bit bit 22	OC5IE: (Output Compare 5	Interrupt Enable bi	t		1 = Interrupt is enabled
	1 = Interrupt is enable	ed .		1 = Intern	rupt is enabled	,		bit 7	0 = Interrupt is disabled INT1IE: External Interrupt 1 Enable bit
	0 = Interrupt is disabl				rupt is disabled			DIL 7	1 = Interrupt is enabled
bit 30	1 = Interrupt is enable		oit bit 21		iput Compare 5 Inf rupt is enabled	terrupt Enable bit			0 = Interrupt is disabled
	0 = Interrupt is disabl				rupt is disabled			bit 6	OC1IE: Output Compare 1 Interrupt Enable bit
bit 29	I2C1BIE: I2C1 Bus C		Enable bit bit 20		mer5 Interrupt Ena	able bit			1 = Interrupt is enabled 0 = Interrupt is disabled
	1 = Interrupt is enable 0 = Interrupt is disable				rupt is enabled rupt is disabled			bit 5	IC1IE: Input Compare 1 Interrupt Enable bit
bit 28	U1TXIE: UART1 Tran		Enable bit bit 19		External Interrupt	4 Enable bit		Dit 0	1 = Interrupt is enabled
	1 = Interrupt is enable	ed .		1 = Intern	rupt is enabled				0 = Interrupt is disabled
	0 = Interrupt is disabl				rupt is disabled			bit 4	T1IE: Timer1 Interrupt Enable bit
bit 27	U1RXIE: UART1 Red 1 = Interrupt is enable		able bit bit 18		Output Compare 4 rupt is enabled	Interrupt Enable bi	t		1 = Interrupt is enabled 0 = Interrupt is disabled
	0 = Interrupt is disabl				rupt is disabled			bit 3	INTOIE: External Interrupt 0 Enable bit
								DIC O	z.z. External interrupt o Enable bit

bit 26

bit 25

bit 24

bit 23

U1EIE: UART1 Error Interrupt Enable bit

SPI1EIE: SPI1 Error Interrupt Enable bit

SPI1RXIE: SPI1 Receive Interrupt Enable bit

SPI1TXIE: SPI1 Transmitter Interrupt Enable bit bit 15

1 = Interrupt is enabled

0 = Interrupt is disabled

1 = Interrupt is enabled

0 = Interrupt is disabled

1 = Interrupt is enabled

0 = Interrupt is disabled

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 17

bit 16

bit 14

DIT 3 IC4IE: Input Compare 4 Interrupt Enable bit 1 = Interrupt is enabled 1 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 2 CS1IE: Core Software Interrupt 1 Enable bit T4IE: Timer4 Interrupt Enable bit 1 = Interrupt is enabled 1 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 1 CS0IE: Core Software Interrupt 0 Enable bit INT3IE: External Interrupt 3 Enable bit 1 = Interrupt is enabled 1 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 0 CTIE: Core Timer Interrupt Enable bit OC3IE: Output Compare 3 Interrupt Enable bit 1 = Interrupt is enabled 1 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled

_	2	-

SPI2EIE: SPI2 Error Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

REGISTER 8-7: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

Г-Х	Г-Х	Г-Х	Г-Х	Г-Х	Г-Х	r-x	R/W-0
_	_	_	-	1	_	USBIE	FCEIE
bit 31							bit 24

r-x	r-x	г-х	Г-Х	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	_	DMA3IE	DMA2IE	DMA1IE	DMA0IE
bit 23							bit 16

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPI2RXIE	SPI2TXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE
bit 7							bit 0

bit 13 bit 31-26 I2C2MIE: I2C2 Master Interrupt Request bit bit 4 Reserved: Write '0'; ignore read 1 = Interrupt is enabled bit 25 USBIE: USB Interrupt Enable bit 0 = Interrupt is disabled 1 = Interrupt is enabled bit 12 I2C2SIE: I2C2 Slave Interrupt Request bit bit 3 0 = Interrupt is disabled 1 = Interrupt is enabled bit 24 FCEIE: Flash Control Event Interrupt Enable bit 0 = Interrupt is disabled 1 = Interrupt is enabled bit 11 12C2BIE: 12C2 Bus Collision Interrupt Request bit 0 = Interrupt is disabled bit 2 1 = Interrupt is enabled bit 23-20 Reserved: Write '0'; ignore read 0 = Interrupt is disabled bit 19 DMA3IE: DMA3 Interrupt Enable bit bit 10 U2TXIE: UART2 Transmitter Interrupt Request bit bit 1 1 = Interrupt is enabled 1 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 18 DMA2IE: DMA2 Interrupt Enable bit bit 9 U2RXIE: UART2 Receiver Interrupt Enable bit bit 0 1 = Interrupt is enabled 1 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 17 DMA1IE: DMA1 Interrupt Enable bit bit 8 U2EIE: UART2 Error Interrupt Enable bit 1 = Interrupt is enabled 1 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled bit 16 DMA0IE: DMA0 Interrupt Enable bit bit 7 SPI2RXIE: SPI2 Receiver Interrupt Enable bit 1 = Interrupt is enabled 1 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled RTCCIE: Real-Time Clock Interrupt Enable bit bit 15 SPI2TXIE: SPI2 Transmitter Interrupt Enable bit bit 6 1 = Interrupt is enabled 1 = Interrupt is enabled 0 = Interrupt is disabled 0 = Interrupt is disabled

FSCMIE: Fail-Safe Clock Monitor Interrupt Enable bit bit 5

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 14

המשך רגיסטרי אפשור פסיקות:

CMP2IE: Comparator 2 Interrupt Enable bit

1 = Interrupt is enabled 0 = Interrupt is disabled

CMP1IE: Comparator 1 Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

1 = Interrupt is enabled

0 = Interrupt is disabled

AD1IE: Analog-to-Digital 1 Interrupt Enable bit

PMPIE: Parallel Master Port Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

CNIE: Input Change Interrupt Enable bit

1 = Interrupt is enabled

0 = Interrupt is disabled

REGISTER	8-8: IPC0: I	NTERRUPT		CONTROL REC		-1-	
Г-Х	r-x	Г-Х	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_		INT0IP<2:0>		INT0I	S<1:0>
bit 31							bit 24
Г-Х	r-x	Г-Х	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_		CS1IP<2:0>		CS1IS	S<1:0>
bit 23							bit 16
г-х	r-x	г-х	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_		CS0IP<2:0>		CSOIS	S<1:0>
bit 15							bit 8
г-х	r-x	г-х	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
1-7	1-X	1-X	17/77-0	CTIP<2:0>	FO VV-0		S<1:0>
bit 7		_		CTIF<2.0>		One	bit 0
	110 = Interrupt priority i 101 = Interrupt priority i 100 = Interrupt priority i 011 = Interrupt priority i 010 = Interrupt priority i 001 = Interrupt priority i	s 5 s 4 s 3 s 2 s 1		101 = Inte 100 = Inte 011 = Inte 010 = Inte 001 = Inte	rrupt priority is 6 rrupt priority is 5 rrupt priority is 4 rrupt priority is 3 rrupt priority is 2 rrupt priority is 1		
	000 = Interrupt is disabl		bit 9		rrupt is disabled 0>: Core Software	0 Interrupt Subpr	iority bits
	11 = Interrupt subpriorit 10 = Interrupt subpriorit 01 = Interrupt subpriorit 00 = Interrupt subpriorit	y is 3 y is 2 y is 1		11 = Intern 10 = Intern 01 = Intern	rupt subpriority is 3 rupt subpriority is 2 rupt subpriority is 1 rupt subpriority is 0		,
	Reserved: Write '0'; ign		bit 7		: Write '0'; ignore r		
	CS1IP<2:0>: Core Soft 111 = Interrupt priority i 110 = Interrupt priority i 101 = Interrupt priority i 100 = Interrupt priority i 011 = Interrupt priority i 010 = Interrupt priority i 000 = Interrupt priority i 000 = Interrupt is disabl	s 7 s 6 s 5 s 4 s 3 s 2 s 1	riority bits bit 4	111 = Inte 110 = Inte 101 = Inte 100 = Inte 011 = Inte 010 = Inte 001 = Inte	: Core Timer Inter trupt priority is 7 trupt priority is 6 trupt priority is 5 trupt priority is 4 trupt priority is 3 trupt priority is 2 trupt priority is 1 trupt is disabled	TUPL PRORTY DITS	
bit 17-16	CS1IS<1:0>: Core Soft 11 = Interrupt subpriorit 10 = Interrupt subpriorit 01 = Interrupt subpriorit 00 = Interrupt subpriorit	ware 1 Interrupt s y is 3 y is 2 y is 1	ubpriority bits bit 1	1-0 CTIS<1:0: 11 = Interi 10 = Interi 01 = Interi	core Timer Inter rupt subpriority is 3 rupt subpriority is 2 rupt subpriority is 1 rupt subpriority is 0		bits

רגיסטרי עדיפות הפסיקות:

רגיסטר זה קובע באותו האופן את מצב הפסיקות: CS1IP – Core Software 1 CS0IP– Core Software 0 CTIP – Core Timer

- :סיכום רגיסטרי עדיפות הפסיקות
- IPC0 External Interrupt 0
 Core Software 1 Interrupt
 Core Software 0 Interrupt
 Core Timer Interrupt
- IPC1 External Interrupt 1
 Output Compare 1 Interrupt
 Input Compare 1 Interrupt
 Timer1 Interrupt

- IPC2 External Interrupt 2
 Output Compare 2 Interrupt
 Input Compare 2 Interrupt
 Timer2 Interrupt
- IPC3 External Interrupt 3
 Output Compare 3
 Input Compare 3
 Timer3 Interrupt

- IPC4 External Interrupt 4
 Output Compare 4
 Input Compare 4
 Timer4 Interrupt
- IPC5 SPI1 Interrupt
 Output Compare 5
 Input Compare 5
 Timer5 Interrupt

- IPC6 Analog-to-Digital 1
 Input Change Interrupt
 I2C1 Interrupt
 UART1 Interrupt
- IPC7 SPI2 Interrupt
 Compare 2 Interrupt
 Compare 1 Interrupt
 Parallel Master Port Interrupt

- IPC8 Real-Time Clock Interrupt

 Fail-Safe Clock Monitor Interrupt
 I2C2 Interrupt
 UART2 Interrupt
 OART2 Interrupt
- IPC9 DMA3 Interrupt
 DMA2 Interrupt
 DMA1 Interrupt
 DMA0 Interrupt

- ▶ IPC10 Empty Register
- ► IPC11 USB Interrupt Flash Control Event Interrupt

סדר פסיקות ומספרי ווקטורים:

TABLE 8-2: INTERRUPT IRQ AND VECTOR LOCATION

TABLE 8-2: INTERRUPT IRQ AND VECTOR LOCATION						
Interrupt Source	IRQ ⁽¹⁾	Vector Number				
Highest Natural C	Order Priority					
CT – Core Timer Interrupt	0	0				
CS0 - Core Software Interrupt 0	1	1				
CS1 – Core Software Interrupt 1	2	2				
INT0 – External Interrupt 0	3	3				
T1 – Timer1	4	4				
IC1 - Input Capture 1	5	5				
OC1 - Output Compare 1	6	6				
INT1 – External Interrupt 1	7	7				
T2 – Timer2	8	8				
IC2 - Input Capture 2	9	9				
OC2 - Output Compare 2	10	10				
INT2 – External Interrupt 2	11	11				
T3 – Timer3	12	12				
IC3 - Input Capture 3	13	13				
OC3 – Output Compare 3	14	14				
INT3 – External Interrupt 3	15	15				
T4 – Timer4	16	16				
IC4 - Input Capture 4	17	17				
OC4 – Output Compare 4	18	18				
INT4 – External Interrupt 4	19	19				
T5 – Timer5	20	20				
IC5 - Input Capture 5	21	21				
OC5 - Output Compare 5	22	22				
SPI1E - SPI1 Fault	23	23				
SPI1TX – SPI1 Transfer Done	24	23				
SPI1RX - SPI1 Receive Done	25	23				
U1E – UART1 Error	26	24				
U1RX – UART1 Receiver	27	24				
U1TX - UART1 Transmitter	28	24				
		-				

		(f)	
	Interrupt Source	IRQ ⁽¹⁾	Vector Number
	I2C1B – I2C1 Bus Collision Event	29	25
	I2C1S - I2C1 Slave Event	30	25
	I2C1M - I2C1 Master Event	31	25
	CN – Input Change Interrupt	32	26
	AD1 – ADC1 convert done	33	27
	PMP – Parallel Master Port	34	28
	CMP1 - Comparator Interrupt	35	29
	CMP2 - Comparator Interrupt	36	30
	SPI2E - SPI2 Fault	37	31
	SPI2TX – SPI2 Transfer Done	38	31
	SPI2RX – SPI2 Receive Done	39	31
	U2E – UART2 Error	40	32
	U2RX – UART2 Receiver	41	32
	U2TX – UART2 Transmitter	42	32
	12C2B - I2C2 Bus Collision Event	43	33
	I2C2S - I2C2 Slave Event	44	33
	I2C2M - I2C2 Master Event	45	33
	FSCM – Fail-Safe Clock Monitor	46	34
	RTCC - Real-Time Clock	47	35
	DMA0 - DMA Channel 0	48	36
	DMA1 – DMA Channel 1	49	37
	DMA2 - DMA Channel 2	50	38
	DMA3 - DMA Channel 3	51	39
	FCE – Flash Control Event	56	44
١	USB	57	45

יש לשים לב שמספר פסיקות מגיעות על אותו ווקטור פסיקה, ולכן ישנו צורך במתן עדיפות ותת עדיפות לפסיקות השונות.

```
* File: INTERRUPT_timer4.c
* Author: MenachemE
* Created on July 17, 2019, 2:20 PM
//#include <xc.h>
#pragma config JTAGEN = OFF
#pragma config FWDTEN = OFF
#pragma config FNOSC =
                                  FRCPLL
#pragma config FSOSCEN =
                                   OFF
#pragma config POSCMOD =
                                   EC
#pragma config OSCIOFNC =
                                  ON
#pragma config FPBDIV =
                          DIV 1
#pragma config FPLLIDIV =
                                  DIV<sub>2</sub>
#pragma config FPLLMUL =
                                  MUL_20
#pragma config FPLLODIV =
                                  DIV_1
#include "timer.h"
#include <xc.h>
#include <sys/attribs.h>
#include <string.h>
#include <stdlib.h>
void __ISR(_TIMER_4_VECTOR, ipl2auto) Timer4SR(void);
     void __ISR(_TIMER_4_VECTOR, ipI2) Timer4SR(void)
  PORTA ++;
  IFSObits.T4IF = 0;
```

```
void main()
  { int j;
    TRISA &= 0xff00;
    PR4 = 0xffff;
                               //
                                          set period register, generates one interrupt every 1 ms
                                         initialize count to 0
    TMR4 = 0;
    T4CONbits.TCKPS0 = 1:
                                     //
                                               1:256 prescale value
     T4CONbits.TCKPS1 = 1:
    T4CONbits.TCKPS2 = 1;
    T4CONbits.TGATE = 0;
                                              not gated input (the default)
                                  //
     T4CONbits.TCS = 0;
                                             PCBLK input (the default)
                                   //
    T4CONbits.ON = 1:
                                             turn on Timer 1
                                   //
     IPC4bits.T4IP = 2;
                                 //
                                           priority
     IPC4bits.T4IS = 0;
                                 //
                                           subpriority
     IFSObits.T4IF = 0:
                                           clear interrupt flag
                                //
     IECObits.T4IE = 1;
     INTCONbits.MVEC=1;//vector interrupt
IPTMR=0;//INTERRUPT PROXIMITY TIMER REGISTER
asm("ei");//on interrupt
while(1);
```

הפעלת פסיקות

TIMER 16bit-32bit

```
#pragma config JTAGEN = OFF
#pragma config FWDTEN = OFF
#pragma config FNOSC =
                              FRCPLL
#pragma config FSOSCEN =
                              OFF
#pragma config POSCMOD =
                              EC
#pragma config OSCIOFNC =
                              ON
#pragma config FPBDIV =
                          DIV 1
#pragma config FPLLIDIV =
                              DIV 2
#pragma config FPLLMUL =
                              MUL_20
#pragma config FPLLODIV =
                              DIV 1
//#include "timer.h"
#include <xc.h>
#include <sys/attribs.h>
#include <string.h>
#include <stdlib.h>
void __ISR(_TIMER_4_VECTOR, ipl7auto) Timer4SR(void);
     void __ISR(_TIMER_4_VECTOR, ipI7) Timer4SR(void)
PORTAbits.RA0^{-1}:
  IFSObits.T4IF = 0;
```

```
void __ISR(_TIMER_3_VECTOR, ipl6auto) Timer23SR(void);
    void __ISR(_TIMER_3_VECTOR, ipI6) Timer23SR(void)
PORTAbits.RA1^=1://sw0
  IFSObits.T3IF = 0;
void main()
  { int j;
  TRISA&=0xff00:
     PR4 = 0xffff;
                                             set period register, generates one interrupt every 1 ms
     TMR4 = 0;
                                             initialize count to 0
     T4CONbits.TCKPS0 = 1;
                                                   1:256 prescale value
     T4CONbits.TCKPS1 = 1;
     T4CONbits.TCKPS2 = 1:
     T4CONbits.TGATE = 0;
                                                  not gated input (the default)
                                       //
                                                 PCBLK input (the default)
     T4CONbits.TCS = 0;
     T4CONbits.ON = 1;
                                                 turn on Timer 1
     IPC4bits.T4IP = 7;
                                               priority
     IPC4bits.T4IS = 3:
                                              subpriority
     IFSObits.T4IF = 0:
                                              clear interrupt flag
     IECObits.T4IE = 1;
```

```
T2CONbits.TGATE=0;
T2CONbits.TCS=0;
T2CONbits.T32=1;//mode 32bit
T2CONbits.TCKPS0=1;//256 חלוקה
T2CONbits.TCKPS1=1;
T2CONbits.TCKPS2=1;
T3CONbits.ON=0;
TMR3=0;//TMRy
TMR2=0;//TMRx
PR2=0Xffff;//PR2x
PR3 = 0x3; / / PR2y
T2CONbits.ON=1;//start timer
IFSObits.T3IF=0;//
    IPC3bits.T3IP = 6;
                               //
                                          priority
    IPC3bits.T3IS = 0;
                                          subpriority
    IFSObits.T3IF = 0;
                                         clear interrupt flag
    IECObits.T3IE = 1;
INTCONbits.MVEC=1;//vector interrupt
IPTMR=0;//INTERRUPT PROXIMITY TIMER REGISTER
asm("ei");//on interrupt
 while(1);
```