Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Sample code for using LAN8720 #14

Open
troibe opened this issue May 31, 2021 · 11 comments
Open

Sample code for using LAN8720 #14

troibe opened this issue May 31, 2021 · 11 comments

Comments

@troibe
Copy link

troibe commented May 31, 2021

Hi @emard,
thank you for creating such a good ulx3s guide.
I did get the LAN8720 module to try out ethernet on the ulx3s.

First of all is there anything I need to bear in mind regarding the pyhsical connection to the ulx3s?
Right now I just plugged it in from 9 to 13 like you mentioned in the README.

Second do you have any example code for using the module?
I tried using it in Litex but I assume I wired somthing up improperly as the my code doesn't work as expected.

@emard
Copy link
Owner

emard commented Jun 1, 2021 via email

@emard
Copy link
Owner

emard commented Jun 1, 2021 via email

@gojimmypi
Copy link

@emard this is a very cool example... thanks for sharing! I can confirm it works! :)

image

@emard
Copy link
Owner

emard commented Jun 7, 2021 via email

@emard
Copy link
Owner

emard commented Jun 7, 2021 via email

@troibe
Copy link
Author

troibe commented Jun 8, 2021

I got to try the sample today and it works nicely.
One thing that I noticed is - as you mentioned in the project readme - it's crucial to first connect VCC and GND.
This can be achieved by plugging it in slightly angled.
Powering on the FPGA with the LAN8720 already plugged in doesn't work for me.

Thanks for providing the sample now I will try to get it running in Litex and report back.

@emard
Copy link
Owner

emard commented Jun 9, 2021 via email

@ozel
Copy link

ozel commented Apr 21, 2022

really nice example! Is the recommendation for using GP 9-13 also related to the fact that the 50 MHz RMII clock must end up at a PLCK capable pin?
Because it does, but GN12 is part of the differential PCLKC7_1/PCLKT7_1 and I find the Lattice documentation on those quite confusing...

@emard
Copy link
Owner

emard commented Apr 22, 2022 via email

@ozel
Copy link

ozel commented Apr 22, 2022

thanks a lot for your quick response! Any other PCLK pin should work as well, right?

I really enjoy how well thought out this board is, it doesn't look just like lucky coincidences to me. :-) It's probably the most sophisticated dev board I had in my hands. I'll be looking into high bandwidth transfers between ESP32 and ECP5. SDIO and RMII seem nice candidates.

@emard
Copy link
Owner

emard commented Apr 23, 2022 via email

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

4 participants