blue ones have the	ir explanation below																										
encoding	state					outp	outputs									outputs				outputs					internal signals		
		done	erro	r ar_valid	r_ready	/ aw_va	alid w	_valid	b_ready	sl_1_incd_to_i	ld_i	sl_i_m1_j_m1_to_j	ld_j	state	ld_elem2insert	Id_elem2compare	sl_i_to_read_addr	ld_arg_read_addr	ld_return_read_data	sl_j_p1_to_wr_addr	ld_arg_write_addr	state	sl_e2ins_e2cmp_to_w	Id_arg_write_data	si_to_return_state   id_a	rg_return_state	sl_to_state
	wait_start		0		0	0		0	0	×	0	×	0	wait_start	0	0	×	0	0	×	0	wait_start	×	0	×	0	0
	assign_i		0		0	0		0	0	0	1	×	0	assign_i	0	0	x	0	0	x	0	assign_i	×	0	×	0	0
	outer_loop_check		0		0	0		0	0	×	0	×	0	outer_loop_check	0	0	×	0	0	x	0	outer_loop_check	×	0	x	0	0
	done		0		0	0		0	0	×	0	x	0	done	0	0	×	0	0	×	0	done	x	0	×	0	0
	read_arr_i		0		0	0		0	0	×	0	×	0	read_arr_i	0	0	0	1	0	X	0	read_arr_i	×	0	ASSGN_E2INS	0	0
	assign_elem2insert		0		0	0		0	0	×	0	×	0	assign_elem2insert	1 0	0	x	0	0	×	0	assign_elem2insert	×	0	x	0	0
	assng_j inner_loop_check		0		0	0		0	0	×	0	0	1 0	assng_j inner_loop_check	0	0	×	0	0	×	0	assng_j inner_loop_check	×	0	x	0	0
	inc_i		0		0	0		0	0	1	1		0	inc i	0	0		0	0	*	0	inc i	×	0	×	0	0
	read_arr_j		0		0	0		0	0	×	0	, x	0	read arr j	0	0	1	1	0	, x	0	read arr j	, v	0	ASSGN E2CMP	1	0
	assign_elem2compare		0		0	0		0	0	×	0	×	0	assign elem2compare	0	1	×	0	0	×	0	assign elem2compare	×	0	x	0	0
	check_if_correct_place		0		0	0		0	0	×	0	×	0	check if correct place	0	0	x	0	0	x	0	check if correct place	×	0	x	0	0
	shift_elem2insert_left	0	0	0	0	0		0	0	×	0	×	0	shift_elem2insert_left	0	0	×	0	0	0	1	shift_elem2insert_left	0	1	SR_E2CMP	1	0
		done	erro	r ar valid	r ready	aw va	elid w	valid	b ready	sl_1_incd_to_i	ld i	sl i m1 j m1 to j	ld i	state	ld elem2insert	Id elem2compare	st i i to read addr	ld_arg_read_addr	ld return read data	sl j j p1 to wr_addr	ld are write addr	state	sl_e2ins_e2cmp_to_w	ld_arg_write_data	sl_to_return_state Id_a	ero return state	sl_to_state
	shif elem2compare right				0	0		0	0	×	0	×	0	shif elem2compare right	0	0	×	0	0	1	1	shif elem2compare right	1	1	DECRMT J	1	0
	decrmt j	0	0	0	0	0		0	0	×	0	1	1	decrmt j	0	0	x	0	0	x	0	decrmt j	×	0	×	0	0
	read_function	0	0	1	0	0		0	0	×	0	×	0	read_function	0	0	×	0	0	×	0	read_function	×	0	×	0	0
	wait_ar_ready	0	0	1	0	0		0	0	×	0	×	0	wait_ar_ready	0	0	×	0	0	×	0	wait_ar_ready	×	0	×	0	0
	complete_ar			0	- 1	0		0	0	×	0	×	0	complete_ar	0	0	×	0	0	×	0	complete_ar	×	0	×	0	0
	wait_r_valid	0	0	0	1	0		0	0	×	0	x	0	wait_r_valid	0	0	x	0	0	x	0	wait_r_valid	×	0	x	0	0
	process_r_data_resp		0	0	0	0		0	0	×	0	×	0	process_r_data_resp	0	0	×	0	1	×	0	process_r_data_resp	x	0	×	0	0
	return_read_fn	0	0	0	0	0		0	0	×	0	×	0	return_read_fn	0	0	×	0	0	×	0	return_read_fn	×	0	×	0	1
	write_function		0		0	0		0	0	×	0	х	0	write_function	0	0	×	0	0	×	0	write_function	×	0	x	0	0
	send_addr_and_data wait_aw_ready_or_w_ready		0	0	0	1		1	0	×	0	×	0	send_addr_and_data wait aw ready or w ready	0	0	×	0	0	×	0	send_addr_and_data wait aw ready or w read	×	0	x x	0	0
	complete_w_wait_aw_ready	0	0	0	0			0	0		0		0	complete_w_wait_aw_ready	0	0		0	0		0	omplete_w_wait_aw_read		0		0	0
	complete aw		0	0	0	. 0		0	1	· ·	0	Ŷ	0	complete aw	0	0	x x	0	0	x x	0	complete aw	î î	0	Ŷ	0	0
	complete_aw_wait_w_ready	0	0	0	0	0		1	0	×	0	×	0	complete_aw_wait_w_ready	0	0	×	0	0	×	0	omplete_aw_wait_w_read	×	0	x	0	0
	complete w	0	0	0	0	0		0	1	×	0	×	0	complete w	0	0	×	0	0	×	0	complete w	×	0	×	0	0
	complete_aw_and_w	0	0	0	0	0		0	1	x	0	x	0	complete_aw_and_w	0	0	x	0	0	x	0	complete_aw_and_w	x	0	x	0	0
	wait_b_valid	0	0	0	0	0		0	1	×	0	×	0	wait_b_valid	0	0	×	0	0	×	0	wait_b_valid	×	0	x	0	0
	process_b_resp	0	0	0	0	0		0	0	×	0	×	0	process_b_resp	0	0	×	0	0	x	0	process_b_resp	×	0	×	0	0
	return_write_fn		0		0	0		0	0	×	0	×	0	return_write_fn	0	0	×	0	0	×	0	return_write_fn	×	0	x	0	1
	err	0	- 1	0	0	0		0	0	×	0	x	0	err	0	0	x	0	0	x	0	err	×	0	x	0	0
abbreviation	actual form in the circuit																										
	sl_i_minus_1_decrd_to_j																										
	sl_i_i_to_arg_read_addr																										
	sl_j_plus_1_to_arg_write_add																										
	sl_elem2insert_elem2compare	to_arg_v	write_da	ata																							
sl_to_return_state	sl_to_arg_return_state																										
those symbols below re	resents the encoding of the sta	ate of the	eir same	e name																							
SR E2CMP																											
ASSGN E2CMP																											
ASSGN_EZUMP																											
MOOUN_EZINO																											