


A



B

C

D

A

B

C


D

SPACE CONCORDIA
TITLE
ELEC 490 Capstone Project Team 25


CIRCUIT
UHF_Transceiver_Top_Sheet.SchDoc

SIZE B **REV** 1 **SHEET** 1 / 8


Input Connector from OBC



Microcontroller



CAN Bus Driver




SPACE CONCORDIA

TITLE
ELEC 490 Capstone Project Team 25

CIRCUIT
Microcontroller.SchDoc

SIZE B REV 1 SHEET 2 / 8

FPGA Breakout Board Connector




SPACE CONCORDIA

TITLE ELEC 490 Capstone Project Team 25


CIRCUIT
FPGA.SchDoc

SIZE B REV 1 SHEET 3 / 8

Clock Buffer



Transceiver: Digital Section



SPACE CONCORDIA

TITLE ELEC 490 Capstone Project Team 25

CIRCUIT LMS_Digital.SchDoc

SIZE B REV 1 SHEET 4 / 8

A

A

B

B


C

C


D

D

Transceiver: Analog Section


SPACE CONCORDIA
TITLE
ELEC 490 Capstone Project Team 25
CIRCUIT
LMS_Analog.SchDoc
SIZE B **REV** 1 **SHEET** 5 / 8

Transceiver: Power Section




SPACE CONCORDIA

TITLE
ELEC 490 Capstone Project Team 25

CIRCUIT
LMS_Power.SchDoc

SIZE B REV 1 SHEET 6 / 8

Transceiver: RF Section




SPACE CONCORDIA

TITLE
ELEC 490 Capstone Project Team 25

CIRCUIT
LMS_RF.SchDoc


SIZE B REV 1 SHEET 7 / 8

RF Front End



PCB PANEL SETTINGS

Setting	Value
Solder mask	GREEN
Finish type	LEAD FREE HASL
Silkscreen	WHITE
RoHS	YES
Electrical test	YES



LAYER STACK

Layer	Copper thickness	Dielectric
TOP <1.4mil>	1.4mil <1oz>	N/A
CORE <14mil>	N/A	4.6 (FR-4)
GROUND <1.4mil>	1.4mil <1oz>	N/A
PREPREG <30.8mil>	N/A	4.6 (FR-4)
POWER <1.4mil>	1.4mil <1oz>	N/A
CORE <14mil>	N/A	4.6 (FR-4)
BOTTOM <1.4mil>	1.4mil <1oz>	N/A

ELEC 490 Capstone Project
Team 25
UHF Transceiver
REV. 1

