Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

First pass at renaming #19

Merged
merged 4 commits into from
May 18, 2019
Merged
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
72 changes: 10 additions & 62 deletions src/burn/drv/pre90s/d_galaga.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -40,8 +40,8 @@ struct CPU_Memory_Map_Def
struct CPU_Config_Def
{
UINT32 id;
UINT8 __fastcall (*z80ProgRead)(UINT16 addr);
void __fastcall (*z80ProgWrite)(UINT16 addr, UINT8 dta);
UINT8 (__fastcall *z80ProgRead)(UINT16 addr);
void (__fastcall *z80ProgWrite)(UINT16 addr, UINT8 dta);
void (*z80MemMap)(void);
};

Expand Down Expand Up @@ -2088,21 +2088,8 @@ static struct N54XX_Sample_Info_Def galagaN54xxSampleList[] =

static struct Machine_Config_Def galagaMachineConfig =
{
.cpus = galagaCPU,
.wrAddrList = galagaWriteTable,
.rdAddrList = galagaReadTable,
.memMapTable = galagaMemTable,
.sizeOfMemMapTable = GALAGA_MEM_TBL_SIZE,
.romLayoutTable = galagaROMTable,
.sizeOfRomLayoutTable = GALAGA_ROM_TBL_SIZE,
.tempRomSize = 0x2000,
.tilemapsConfig = galagaTilemapConfig,
.drawLayerTable = galagaDrawFuncs,
.drawTableSize = GALAGA_DRAW_TBL_SIZE,
.getSpriteParams = galagaGetSpriteParams,
.reset = galagaReset,
.customRWTable = galagaCustomICRW,
.n54xxSampleList = galagaN54xxSampleList
galagaCPU,galagaWriteTable,galagaReadTable,galagaMemTable,GALAGA_MEM_TBL_SIZE,galagaROMTable, GALAGA_ROM_TBL_SIZE,0x2000,
galagaTilemapConfig, galagaDrawFuncs, GALAGA_DRAW_TBL_SIZE, galagaGetSpriteParams,galagaReset,galagaCustomICRW,galagaN54xxSampleList
};
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can you make this look better at least?
f.ex:
{
/cpus/ tab galagaCPU,
/wrAddrList/ tab galagaWriteTable,

I can do it if you don't want to :)

Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I sure can :)

Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Ah, saw you did it already :)

Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

oops, can ya please remove d_galaga from your PR, then I can merge it

Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

should be ok now


static INT32 galagaInit(void)
Expand All @@ -2117,21 +2104,8 @@ static INT32 galagaInit(void)

static struct Machine_Config_Def gallagMachineConfig =
{
.cpus = galagaCPU,
.wrAddrList = galagaWriteTable,
.rdAddrList = galagaReadTable,
.memMapTable = galagaMemTable,
.sizeOfMemMapTable = GALAGA_MEM_TBL_SIZE,
.romLayoutTable = gallagROMTable,
.sizeOfRomLayoutTable = GALLAG_ROM_TBL_SIZE,
.tempRomSize = 0x2000,
.tilemapsConfig = galagaTilemapConfig,
.drawLayerTable = galagaDrawFuncs,
.drawTableSize = GALAGA_DRAW_TBL_SIZE,
.getSpriteParams = galagaGetSpriteParams,
.reset = galagaReset,
.customRWTable = galagaCustomICRW,
.n54xxSampleList = galagaN54xxSampleList
galagaCPU, galagaWriteTable, galagaReadTable,galagaMemTable, GALAGA_MEM_TBL_SIZE, gallagROMTable, GALLAG_ROM_TBL_SIZE, 0x2000, galagaTilemapConfig,
galagaDrawFuncs, GALAGA_DRAW_TBL_SIZE, galagaGetSpriteParams, galagaReset, galagaCustomICRW, galagaN54xxSampleList
};

static INT32 gallagInit(void)
Expand Down Expand Up @@ -3115,21 +3089,8 @@ static struct Namco_Custom_RW_Entry digdugCustomRWTable[] =

static struct Machine_Config_Def digdugMachineConfig =
{
.cpus = digdugCPU,
.wrAddrList = digdugWriteTable,
.rdAddrList = digdugReadTable,
.memMapTable = digdugMemTable,
.sizeOfMemMapTable = DIGDUG_MEM_TBL_SIZE,
.romLayoutTable = digdugROMTable,
.sizeOfRomLayoutTable = DIGDUG_ROM_TBL_SIZE,
.tempRomSize = 0x4000,
.tilemapsConfig = digdugTilemapConfig,
.drawLayerTable = digdugDrawFuncs,
.drawTableSize = DIGDUG_DRAW_TBL_SIZE,
.getSpriteParams = digdugGetSpriteParams,
.reset = digdugReset,
.customRWTable = digdugCustomRWTable,
.n54xxSampleList = NULL
digdugCPU,digdugWriteTable,digdugReadTable,digdugMemTable,DIGDUG_MEM_TBL_SIZE,digdugROMTable,DIGDUG_ROM_TBL_SIZE,0x4000,
digdugTilemapConfig, digdugDrawFuncs, DIGDUG_DRAW_TBL_SIZE,digdugGetSpriteParams,digdugReset,digdugCustomRWTable,NULL
};

static INT32 digdugInit(void)
Expand Down Expand Up @@ -4063,21 +4024,8 @@ static struct N54XX_Sample_Info_Def xeviousN54xxSampleList[] =

static struct Machine_Config_Def xeviousMachineConfig =
{
.cpus = xeviousCPU,
.wrAddrList = xeviousZ80WriteTable,
.rdAddrList = xeviousZ80ReadTable,
.memMapTable = xeviousMemTable,
.sizeOfMemMapTable = XEVIOUS_MEM_TBL_SIZE,
.romLayoutTable = xeviousROMTable,
.sizeOfRomLayoutTable = XEVIOUS_ROM_TBL_SIZE,
.tempRomSize = 0x8000,
.tilemapsConfig = xeviousTilemapConfig,
.drawLayerTable = xeviousDrawFuncs,
.drawTableSize = XEVIOUS_DRAW_TBL_SIZE,
.getSpriteParams = xeviousGetSpriteParams,
.reset = DrvDoReset,
.customRWTable = xeviousCustomRWTable,
.n54xxSampleList = xeviousN54xxSampleList
xeviousCPU, xeviousZ80WriteTable, xeviousZ80ReadTable, xeviousMemTable, XEVIOUS_MEM_TBL_SIZE, xeviousROMTable, XEVIOUS_ROM_TBL_SIZE,
0x8000,xeviousTilemapConfig, xeviousDrawFuncs, XEVIOUS_DRAW_TBL_SIZE,xeviousGetSpriteParams, DrvDoReset, xeviousCustomRWTable, xeviousN54xxSampleList
};

static INT32 xeviousInit(void)
Expand Down