Skip to content

Commit

Permalink
update the FireSim docs to account for the removal of FireBoom DUT
Browse files Browse the repository at this point in the history
  • Loading branch information
abejgonzalez committed Oct 9, 2019
1 parent c985967 commit 7666669
Show file tree
Hide file tree
Showing 3 changed files with 5 additions and 5 deletions.
2 changes: 1 addition & 1 deletion docs/Advanced-Usage/Debugging/DESSERT.rst
Original file line number Diff line number Diff line change
Expand Up @@ -31,7 +31,7 @@ below:

::

id: 1190, module: IssueSlot_4, path: FireBoomNoNIC.tile_1.core.issue_units_0.slots_3]
id: 1190, module: IssueSlot_4, path: FireSimNoNIC.tile_1.core.issue_units_0.slots_3]
Assertion failed
at issue_slot.scala:214 assert (!slot_p1_poisoned)
at cycle: 2142042185
Expand Down
2 changes: 1 addition & 1 deletion docs/Advanced-Usage/Debugging/RTL-Simulation.rst
Original file line number Diff line number Diff line change
Expand Up @@ -221,7 +221,7 @@ Scala Tests

To make it easier to do RTL-simulation-based regression testing, the scala
tests wrap calls to Makefiles, and run a limited set of tests on a set of selected
designs, including all of the MIDAS examples, FireSimNoNIC and FireBoomNoNIC.
designs, including all of the MIDAS examples and FireSimNoNIC.

This comment has been minimized.

Copy link
@davidbiancolin

davidbiancolin Oct 9, 2019

Contributor

Could you also update the ScalaTests referred to here in Chipyard too? It should be in ScalaTestSuite.scala.


The selected tests, target configurations, as well as the type of RTL simulator
to compile can be modified by changing the scala tests that reside at
Expand Down
6 changes: 3 additions & 3 deletions docs/Advanced-Usage/Generating-Different-Targets.rst
Original file line number Diff line number Diff line change
Expand Up @@ -147,19 +147,19 @@ Quad-core, Rocket pipeline
BOOM-based SoCs
---------------

Two design classes use BOOM (`Berkeley Out-of-Order Machine <https://github.com/ucb-bar/riscv-boom>`_) superscalar out-of-order pipelines.
The BOOM (`Berkeley Out-of-Order Machine <https://github.com/ucb-bar/riscv-boom>`_) superscalar out-of-order pipelines can also be used with the same design classes that the Rocket pipelines use.

Single-core BOOM

::

make DESIGN=FireBoom TARGET_CONFIG=FireSimBoomConfig
make DESIGN=FireSim TARGET_CONFIG=FireSimBoomConfig

Single-core BOOM, no network interface

::

make DESIGN=FireBoomNoNIC TARGET_CONFIG=FireSimBoomConfig
make DESIGN=FireSimNoNIC TARGET_CONFIG=FireSimBoomConfig


----------------------------------------------------------
Expand Down

0 comments on commit 7666669

Please sign in to comment.