Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Proposal #36 - STA #41

Closed
wants to merge 6 commits into from
Closed

Proposal #36 - STA #41

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
6 commits
Select commit Hold shift + click to select a range
79d2b78
Merge pull request #1 from francisrstokes/master
hlide Aug 1, 2017
2267ece
Merge pull request #2 from francisrstokes/master
hlide Aug 1, 2017
62bd6fa
# Proposal #33 (francisrstokes/16bitjs)
hlide Aug 1, 2017
f555e07
# Proposal #28 (francisrstokes/16bitjs)
hlide Aug 2, 2017
dc2af66
Update README.md to include changes due to proposals #28 and #33
hlide Aug 2, 2017
1208a55
Proposal #36 - STA
hlide Aug 2, 2017
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
21 changes: 13 additions & 8 deletions README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -39,10 +39,10 @@ A couple of examples illustrating the language can be found in the `asm/` folder

|Instruction|Arguments|16 bit representation |Description|
|-----------|---------|-------------------------|-------------|
|`MOV`| `D, S` | `XXXXXXXXSSDD0000` | Move value at source register to destination register|
|`LDV`| `D, V` | `VVVVVVVVVVDD0001` | Load a value into destination register. |
|`LDA`| `D, M` | `MMMMMMMMMMDD1110` | Load a value from memory into destination register|
|`LDM`| `D, M` | `MMMMMMMMMMDD0011` | Load the value in destination register into memory|
|`MVR`| `D, S, V` | `VVVVVVVVSSDD0000` | Add a sign-extended byte to value at source register and move it to destination register|
|`MVV`| `D, V, O` | `VVVVVVVVOODD0001` | Move or add an immediate value into destination register. |
|`LDA`| `D, M` | `MMMMMMMMMMDD1110` | Load a value from memory into destination register using direct address|
|`STA`| `D, M` | `MMMMMMMMMMDD0011` | Store the value in destination register into memory using direct address|
|`LDR`| `D, S` | `XXXXXXXXSSDD0010` | Load the value from memory pointed at by the source register into the destination register|
|`LDP`| `D, S` | `XXXXXXXXSSDD1111` | Load the value in source register into the memory address pointed to by destination register|
|`ATH`| `D, S, O, M, B` | `BBBMOOOOSSDD0100` | Perform an arithmetic operation on the source and destination registers. O specifies the operation (listed below) and M is the mode, where 0 = place result in destination register and 1 = place result in source register. If the instruction is right or left shift then B specifies the shifting value|
Expand All @@ -63,23 +63,28 @@ Pseudo instructions are prepocessed by the assembler and expanded into combinati

|Instruction|Arguments|Expanded length |Description|
|-----------|---------|-----------------|-----------|
|`ADD` | `D, S` |1 | Add destination to source and store the result in destination|
|`MOV` | `D, S` |1 | Move value at source register to destination register|
|`INC` | `D` |1 | Add one to the destination register|
|`DEC` | `D` |1 | Subtract one from the destination register|
|`LDV` | `D, S, V` |1 | Alias for `MVI` to keep retro-compatibility in assembly source|
|`MVI` | `D, S, V` |1 | Set a zero-extended immediate value to destination register|
|`ADI` | `D, S, V` |1 | Add a sign-extended immediate value to destination register|
|`MUI` | `D, S, V` |1 | Set a 8-bit left shifted immediate value to destination register|
|`AUI` | `D, S, V` |1 | Add a 8-bit left shifted immediate value to destination register|
|`ADDS` | `D, S` |1 | Add destination to source and store the result in source|
|`SUB` | `D, S` |1 | Subtract destination from source and store the result in destination|
|`SUBS` | `D, S` |1 | Subtract destination from source and store the result in source|
|`MUL` | `D, S` |1 | Multiply destination with source and store the result in destination|
|`MULS` | `D, S` |1 | Multiply destination with source and store the result in source|
|`DIV` | `D, S` |1 | Divide destination by source and store the result in destination|
|`DIVS` | `D, S` |1 | Divide destination by source and store the result in source|
|`INC` | `D` |1 | Add one to the destination register|
|`DEC` | `D` |1 | Subtract one from the destination register|
|`LSF` | `D, A` |1 | Binary shift left the destination register by amount A (max 7)|
|`LSR` | `D, A` |1 | Binary shift right the destination register by amount A (max 7)|
|`AND` | `D, S` |1 | Binary and the destination and source, and store the result in the destination|
|`OR` | `D, S` |1 | Binary or the destination and source, and store the result in the destination|
|`XOR` | `D, S` |1 | Binary exclusive-or the destination and source, and store the result in the destination|
|`NOT` | `D` |1 | Binary not (invert) the destination|
|`LDV16` | `D, V` |6 | Load a 16 bit value into destination|
|`LDV16` | `D, V` |2 | Load a 16 bit value into destination|
|`SWP` | `D, S` |3 | Swap the values in the source and destination registers|
|`JGE` | `D, A` |4 | Jump to address A if value in destination register is greater than or equal to the A register. Can potentially mutate all registers except A and destination|
|`JEQ` | `D, A` |11 | Jump to address A if value in destination register is equal to the A register. Can potentially mutate all registers except A and destination|
Expand Down
Loading