

DSD LAB

Week 7 Assignment Submission

Swamiraju Satya Praveen Varma

200905044

Batch B1

10

1. Design and simulate the following counters


a) 4 bit synchronous up counter

Verilog code:

```
module fourbitup(m,Clock,En);  
    input En;  
    input Clock;  
    output [3:0]m;  
    trial stage1(En,Clock,m[0]);  
    trial stage2(En&m[0],Clock,m[1]);  
    trial stage3(En&m[0]&m[1],Clock,m[2]);  
    trial stage4(En&m[0]&m[1]&m[2],Clock,m[3]);  
endmodule
```

```
module trial(T,Clock,Q);  
    input T,Clock;  
    output Q;  
    reg Q;  
    always@(posedge Clock)  
        if(T)  
            Q<=~Q;  
endmodule
```

Output Waveform:



Design:

Bailey

(1)

Synchronous 4 bit up counter

Present state				New state				FF Inputs			
A	B	C	D	A	B	C	D	T _A	T _B	T _C	T _D
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	1	0	1	0	0	0	1	1
1	0	1	0	1	0	1	1	0	0	0	1
1	0	1	1	1	0	0	0	0	1	1	1
1	1	0	0	1	1	0	1	0	0	0	1
1	1	0	1	1	1	1	0	0	0	1	1
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0	1	1	1	1

State table for 4-bit up counter.

Praween

Nirmala

Date _____

Page _____

Expression

i) for T_A

AB \ CD	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	0	0	1	0
10	0	0	0	0

$$T_A = BCD$$

ii) for T_B

iii) for T_C

AB \ CD	00	01	11	10
00			1	
01			1	
11			1	
10			1	

$$T_B = CD$$

AB \ CD	00	01	11	10
00		1	1	
01		1	1	
11		1	1	
10		1	1	

$$T_C = D$$

iv) for T_D

AB \ CD	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$T_D = 1$$

circuit diagram:-




Diagram for 4-bit up counter

b) 3 bit synchronous up/down counter with a control input $up/down$. If $up/down = 1$, then the circuit should behave as an up counter. If $up/down = 0$, then the circuit should behave as a down counter.

Verilog code:

```

module threebitupdown(clk,UD,Q);
input UD;
input clk;
output [2:0] Q;
wire control;


trial stage1(1,clk,Q[0]);
trial stage2(UD & Q[0] | (~UD & ~Q[0]),clk,Q[1]);
trial stage3(UD & Q[0] & Q[1] | (~UD & ~Q[0] & ~Q[1]),clk,Q[2]);
endmodule

module trial(T,clock,Q);
input T,clock;
output Q;
reg Q;

always@ (posedge clock)
if(T)
Q <= ~Q;
endmodule

```

Output waveform:



Design:

Praveen

Nirmala

Date

Page

(2)

Up down counter with control input

i/p UD	Present State			Next State			FF inputs		
	A	B	C	A	B	C	T _A	T _B	T _C
0	0	0	0	1	1	1	1	1	1
0	0	0	1	0	0	0	0	0	1
0	0	1	0	0	0	1	0	1	1
0	0	1	1	0	1	0	0	0	1
0	1	0	0	0	1	1	1	1	1
0	1	0	1	1	0	0	0	0	1
0	1	1	0	1	0	1	0	1	1
0	1	1	1	1	1	0	0	0	1
1	0	0	0	0	0	1	0	0	1
1	0	0	1	0	1	0	0	1	1
1	0	1	0	0	1	1	0	0	1
1	0	1	1	1	0	0	1	1	1
1	1	0	0	1	0	1	0	0	1
1	1	0	1	1	1	0	0	1	1
1	1	1	0	1	1	1	0	0	1
1	1	1	1	0	0	0	1	1	1

State table for 3 bit up down counter.

Praween.

Nirmala

Date

Page

Expressions:

i) for T_A

μ_A \ BC	00	01	11	10
00	1			
01	1			
11			1	
10			1	

$$T_A = \bar{\mu}_D \bar{B} \bar{C} + \mu_D B C$$


ii) for T_B

μ_A \ BC	00	01	11	10
00	1			1
01	1			1
11		1	1	
10		1	1	

$$T_B = \bar{\mu}_D \bar{C} + \mu_D C$$

$$T_C = 1 \text{ (as all inputs are 1)}$$

Brawley

Circuit diagram:-

THANK YOU!