DSD LAB

Week 7 Assignment Submission

Swamiraju Satya Praveen Varma

200905044

Batch B1


10

- 1. Design and simulate the following counters
 - a) 4 bit synchronous up counter


```
Verilog code:
```


```
module fourbitup(m,Clock,En);
input En;
input Clock;
output [3:0]m;
trial stage1(En,Clock,m[0]);
trial stage2(En&m[0],Clock,m[1]);
trial stage3(En&m[0]&m[1],Clock,m[2]);
trial stage4(En&m[0]&m[1]&m[2],Clock,m[3]);
endmodule
module trial(T,Clock,Q);
input T,Clock;
output Q;
reg Q;
always@(posedge Clock)
if(T)
Q<=~Q;
endmodule
```


Output Waveform:



Design:








b) 3 bit $s\overline{p}$ chronous $u\overline{p}$ /down counter with a control input up/down. If up/down = 1, then the circuit should behave as an up counter. If up/down = 0, then the circuit should behave as a down counter.

Verilog code:


```
module threebitupdown(clk,UD,Q);
input UD;
input clk;
output [2:0] Q;
wire control;
trial stage1(1,clk,Q[0]);
trial stage2(UD & Q[0] | (~UD & ~Q[0]),clk,Q[1]);
trial stage3(UD & Q[0] & Q[1] | (~UD & ~Q[0] & ~Q[1]),clk,Q[2]);
endmodule
module trial(T,clock,Q);
input T,clock;
output Q;
reg Q;
always@ (posedge clock)
if(T)
Q <= ~Q;
endmodule
```


Output waveform:



Design:

		Provery Date Page								
	(2)	Up down counter with control								
		input								
_	1.10									1-1-1
	MI	Resentatate				Newflate				rhuts.
_	UD	A	B	C	1A	B	C	TA	TB	To
-	0	0	0	0	1	1	1	1	1	1
	0	0	0	1	0	0	0	0	0	1
	0	0	1	0	0	0	1	0	1	1
-	0	0	1	1	0	1	0	0	0	1
	0		0	0	0	1	1	1		
	0	1-	0	A	aT 1	0	0	0	0	1
	0	1	1	0	1	0	1	0	1	
	0		11	1	1	-	0	0	0	1
-	1	0	0	0	0	0	1 4	0	0	1
- 3	1	0	0	(0	1	0	10	11	1
	1	0	1	0	.0	1	1	0	0	1
	1	0		31	57 1	0	0	- 1	1	1
	1	1	0	0	1	0		0	0	1
	1	1	0		1		0	0	1	1
	1	1	1	0	1	1		0	0	
	1	1		1	0	0	0		1	
1		-	1 3		7/		4	からから		
	Ltate table for 3 bit up down									
sounter.										





THANK YOU!