# **Diagrammatic Semantics for Digital Circuits**

Dan Ghica and **George Kaye** 

27 November 2020

University of Birmingham

#### Introduction

We normally reason about hardware by using simulation.

But what about syntactic reasoning?

We can develop an alternative approach – an operational semantics for digital circuits!

We take an approach rooted in monoidal categories.

1

Building circuits categorically

#### **Combinational circuits**

Circuits are defined as morphisms ('building blocks') in a symmetric traced monoidal category.

Values forming a lattice

Gates


AND : 2 
$$ightarrow$$
 1  $m:3 
ightarrow$ 

# Structural morphisms

$$\sim$$
 : 1  $\rightarrow$  0  $n$  :  $n \rightarrow n$  Stub  $\sim$  Identity  $\sim$ 

# **Sequential composition**


We can compose circuits sequentially...



4

# **Parallel composition**

...or in parallel!



## **Symmetry**


Wires can be swapped using a symmetry.

$$\times_{m,n}$$
 :  $m+n \rightarrow n+m$ 

Satisfying some axioms...

# Symmetry – axioms

#### Naturality



#### Self-inverse



# Example – half adder



$$1 \otimes \curlywedge \cdot \curlywedge \otimes 2 \cdot 1 \otimes \times_{1,1} \otimes 1 \cdot AND \otimes XOR$$

Already getting quite hard to read!

#### Delay


So far everything has been combinational.

We represent delay using a special morphism  $\delta_t$ , indexed by elements of a monoid  $t \in T$ .

$$\delta_t : 1 \rightarrow 1$$
 $\longrightarrow$ 

#### **Feedback**

We can represent feedback using a trace.



#### Feedback - axioms

### Tightening

$$\operatorname{Tr}^{x}(x \otimes G \cdot F \cdot x \otimes H) = G \cdot \operatorname{Tr}^{x}(F) \cdot H$$



#### Yanking


#### Feedback – axioms

#### Superposing


$$\operatorname{Tr}^{x}(F\otimes m)=\operatorname{Tr}^{x}(F)\otimes m$$

$$= f$$

#### Exchange



# Example - flipflop



$$\text{Tr}^1((\times_{1,1}\cdot 1\otimes \delta\cdot \textit{NOR}\cdot \bot)\otimes 1\cdot 1\otimes (\delta\otimes 1\cdot \textit{NOR}\cdot \bot)\cdot \times_{1,1}\otimes 1)$$

This makes very little sense now...

# Reasoning about circuits

We have now defined the structure of our circuits.

To define the behaviour of our circuits, we will have to introduce more axioms.

For example,  $\mathbf{t} \otimes \mathbf{t} \cdot \mathbf{AND} = \mathbf{t}$ .

# Reasoning about circuits

We can identify redexes and reduce them appropriately.

$$\begin{aligned} \textbf{(t} \otimes \textbf{t} \cdot \textbf{AND)} \otimes \textbf{(t} \otimes \textbf{t} \cdot \textbf{AND)} \cdot \textbf{AND} \\ & \textbf{t} \otimes \textbf{(t} \otimes \textbf{t} \cdot \textbf{AND)} \cdot \textbf{AND} \\ & \textbf{t} \otimes \textbf{t} \cdot \textbf{AND} \\ & \textbf{t} \end{aligned}$$

Great! But what about something like

$$(t \otimes t \otimes t \otimes t) \cdot (\textit{AND} \otimes \textit{AND}) \cdot \textit{AND}$$

Where have the redexes gone?

We need to find an efficient way to identify redexes.


## The diagrammatic avenue

We have been using these informal diagrams to illustrate our term language.

What if we were to formalise these diagrams into a sound and complete diagrammatic language?

Hypergraphs

## Hypergraphs



Hyperedges (boxes) have sources (left) and targets (right).

Arrows represent the incidence of vertices on edges.

### Vanilla hypergraphs are not enough


Vertices in hypergraphs can connect to any number of edges.

But in our circuits we need to use an explicit combinator to split or merge wires.

We also need to keep track of the inputs and outputs (the interface) of our hypergraph.

To fix these problems we introduce a restriction on simple hypergraphs that we call linear hypergraphs.

# Linear hypergraphs



Each vertex has a 'left' and a 'right' connection.

Special edges  $\alpha$  (for inputs) and  $\omega$  (for outputs).

### Linear hypergraph homomorphisms

We can embed a subgraph *F* into another graph *G* by using a hypergraph homomorphism.



If the maps between edges and vertices are bijective then F and G are isomorphic  $F \equiv G$ .

Soundness and completeness

#### **Soundness**

We want to use linear hypergraphs as a graphical representation of our term language.

#### **Definition (Soundness)**

The language of linear hypergraphs is sound if any terms that are equal in the language of terms have isomorphic interpretations as linear hypergraphs.

#### Interpreting terms as graphs


We translate terms into linear hypergraphs with the interpretation  $[\![-]\!]$  : **Term**  $\rightarrow$  **Graph** 

For a gate k,  $[\![k]\!]$  is defined as a hyperedge with the appropriate number of sources and targets.



We then combine these hyperedges as with our term language to form larger hypergraphs.

# Interpreting terms as graphs



#### **Soundness**

To ensure soundness all the structural axioms must still hold in the language of hypergraphs.

Fortunately they do!

#### **Theorem (Soundness)**

For any terms F and G, if F = G by the structural axioms, then their interpretations as linear hypergraphs are isomorphic  $\llbracket F \rrbracket \equiv \llbracket G \rrbracket$ .

#### Completeness

We also need to recover terms from hypergraphs.

#### **Definition (Completeness)**

Hypergraphs are a complete graphical language if for any linear hypergraph H there exists a unique term F, up to the structural axioms, such that  $||F|| \equiv H$ .

There are two steps to this: definability and coherence.

### Definability


#### **Definition (Definability)**

Hypergraphs are definable if for every well-formed hypergraph *H* we can retrieve a well-formed term for which the hypergraph interpretation of that term is equivalent to the original graph, i.e.

$$[[term(H)]] \equiv H.$$


# Stacking

First we set an order  $\leq$  on our edges and stack them up.




# Tracing

Then we trace around all the outputs of the stack:



# Shuffling

We introduce the input wires, and then shuffle everything so all the wires connect to the right place.



(Exercise: follow around the wires and make sure this is true)

# Definability

Through this construction we can always retrieve a term from a linear hypergraph.

#### **Proposition (Definability)**

For every well-formed hypergraph H then  $[\![\text{term}_{\leq}(H)]\!] \equiv H$ .

Whatever edge order we choose at the beginning, we always get a term equal by the axioms!

#### **Proposition (Coherence)**

For all orderings of edges  $\leq_x$  on a hypergraph F,

$$\mathsf{term}_{\leq_1}(H) = \mathsf{term}_{\leq_2}(H) = \dots = \mathsf{term}_{\leq_n}(H)$$

#### **Completeness**

#### Theorem (Completeness)

For any linear hypergraph H there exists a unique term F, up to the structural axioms, such that  $\llbracket F \rrbracket \equiv H$ .

This means we can reason purely graphically, and can easily identify any redexes.

Semantics of digital circuits

#### Gate


Gates are extensional and monotonic.

$$v \otimes \cdots \otimes u \cdot k = w$$


$$v : k - w - w$$

For example,  $\mathbf{t} \otimes \mathbf{t} \cdot \mathbf{AND} = \mathbf{t}$ .

Fork



Join




Stub


$$\mathbf{V} \cdot \sim = \sim$$
 $\mathbf{V} \longrightarrow = \longrightarrow$ 

## Delay

#### Timelessness




## Streaming



#### **Product**


Feedback and recursion are slightly more complex.

First we generalise our fork and stub combinators to act on buses of arbitrary width.



#### **Product**

## Naturality axioms




#### **Iterator**

With trace and product we can use the iterator, which lets us model recursion.

$$iter(F) = Tr^n(F \cdot \Delta_n)$$

By unfolding the iterator we can model recursion.



# **Reducing circuits**

So how do we apply these redexes?

We use graph rewrites.

**Graph rewriting** 

#### Rewrite rules


A rewrite rule  $L \Rightarrow R$  in the language of linear hypergraphs is a span of hypergraph homomorphisms  $L \leftarrow K \rightarrow R$ , where K is the 'common interface' of L and R.

$$L \bigoplus \frac{1}{3} \bigoplus K \bigoplus \frac{2}{3} \bigoplus K \bigoplus \frac{1}{3} \bigoplus R \bigoplus \frac{1}{3} \bigoplus K \bigoplus \frac{1}{3} \bigoplus \frac{1}$$


For a set of axioms  $\mathcal E$  we write  $[\![\mathcal E]\!]$  for their conversion into the hypergraph language.

A common framework for graph rewriting is known as double pushout (DPO) rewriting.

Let's apply it to the term below, which contains one of the product axioms.




To perform DPO rewriting on a linear hypergraph G with 'interface' J, we must first identify a matching morphism  $L \to G$ .




We then compute the pushout complement  $K \to C \to G$ .

The hypergraph C is effectively 'G with L cut out'.



Then we perform a pushout on  $C \leftarrow K \rightarrow R$  to obtain our final hypergraph H.

This is 'G with the subgraph L replaced with R'.



We write  $G \leadsto_{\mathbb{E}} H$  if rewriting can be performed in this way.

# Adhesive categories

Not all structures are compatible with DPO rewriting – most importantly, the pushout complement must be unique.

The framework of adhesive categories is often used to ensure that pushout complements are always unique, if they exist.

#### Theorem


The language of linear hypergraphs is a partial adhesive category.

This means for that the pushout complement is unique for a certain class of spans.

This includes our rewrite rules!


# **Applications**

# Cyclic combinational circuits



# **Applications**

## Pre-logical circuits





#### Conclusion

We have defined a combinatorial graphical language for symmetric traced monoidal categories, and shown that it is sound and complete.

This allows us to reason about circuits purely graphically.

Even when adding behavioural axioms to our framework, we can still reason graphically with graph rewrites, since linear hypergraphs form a partial adhesive category.

To reason about circuits diagrammatically, we simply formulate the axioms as rewrite rules in the language of hypergraphs.

Do we have all the axioms?

#### References i



F. Bonchi, F. Gadducci, A. Kissinger, P. Sobociński, and F. Zanasi.

Rewriting modulo symmetric monoidal structure. In 2016 31st Annual ACM/IEEE Symposium on Logic in Computer Science (LICS), pages 1–10. IEEE, 2016.



H. Ehrig, M. Pfender, and H. J. Schneider. **Graph-grammars: An algebraic approach.**In 14th Annual Symposium on Switching and Automata

Theory (swat 1973), pages 167–180. IEEE, 1973.

## References ii



M. Hasegawa.

On traced monoidal closed categories.

Mathematical Structures in Computer Science, 19(2):217-244, 2009.



A. Kissinger.

Pictures of processes: Automated graph rewriting for monoidal categories and applications to quantum computing, 2012.



P. Selinger.

A survey of graphical languages for monoidal categories.

In New structures for physics, pages 289–355. Springer, 2010.