

# Fully abstract categorical semantics for digital circuits

## Extended abstract

George Kaye, David Sprunger and Dan R. Ghica

June 9, 2022

**Contribution.** It is essential that we have ways to verify the correctness of digital circuits and reason with them. Conventionally, this is done by translation into an executable model which can be simulated to observe its behaviour. An alternative approach, used in software, is to reason *syntactically*: programs are formulated equationally and can be reduced step by step. When provided with inputs, the goal of such a system is to apply reductions and derive an output value.


Such an equational system was first presented in [GJ16; GJL17a], in which digital circuits with delay and (instant) feedback are modelled as morphisms in a freely generated traced cartesian category, or *dataflow category* [CS94; Has97]. However, the presentation was informal and, crucially, not complete, and could not reduce all circuits to a stream of values. Our work brings this project to its conclusion, formalising the categorical semantics and completing the set of equations.

**Syntax.** Circuits are defined over a *signature*.

**Definition 1** (Circuit signature). Let  $\Sigma$  be a tuple  $(\mathcal{V}, \bullet, \circ, \mathcal{G})$  where  $\mathcal{V}$  is a finite set of values with distinguished elements  $\bullet, \circ \in \mathcal{V}$ , and  $\mathcal{G}$  is a finite set of tuples  $(g, m)$  where  $g$  is a gate symbol and  $m \in \mathbb{N}$  is its arity.

The distinct elements  $\bullet$  and  $\circ$  represent a *disconnected wire* (a lack of information) and a *short circuit* (inconsistent information) respectively: the latter can be thought of as ‘true and false simultaneously’. Using a signature, digital circuits are constructed as morphisms in a freely generated symmetric traced monoidal category (STMC). To aid in the presentation, we shall use the graphical calculus of *string diagrams* [JS91; JSV96; Sel11].

**Definition 2** (Sequential circuits). For a signature  $\Sigma$ , let  $\mathbf{SCirc}_\Sigma$  be the symmetric traced monoidal category freely generated over:



The small boxes are *values*: these represent the signals that can flow through our circuits. Next come the generators for each gate symbol in our signature, and *structural* generators for forking, joining and stubbing wires. The final generator is a *delay* generator: one can think of this as delaying its inputs for one tick. We write sequential circuits obtained by composing generators as green squares  $\begin{smallmatrix} m \\ \text{---} \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \text{---} \end{smallmatrix}$ . If a circuit is *combinational*, i.e. it contains no delay or trace, it is drawn in a lighter blue square  $\begin{smallmatrix} m \\ \text{---} \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \text{---} \end{smallmatrix}$ . To avoid clutter, we occasionally omit the backgrounds of generators. When restricted to the combinational circuits, this work is similar to [Laf03]. Where the approaches diverge is the inclusion of delay and feedback.

**Semantics.** Circuits specified syntactically have no computational content. To add *semantics* to circuits, first the signature must be interpreted in some domain.

**Definition 3** (Interpretation). Let  $\Sigma = (\mathcal{V}, \mathcal{G})$  be a signature. A *interpretation* of  $\Sigma$  is a tuple  $\mathcal{I} = (\mathbf{V}, \mathcal{I}_\mathcal{V}, \mathcal{I}_\mathcal{G})$  where  $\mathbf{V}$  is a finite lattice,  $\mathcal{I}_\mathcal{V}$  is a bijective function  $\mathcal{V} \setminus \{\bullet, \circ\} \rightarrow \mathbf{V} \setminus \{\top, \perp\}$ , and  $\mathcal{I}_\mathcal{G}$  is a map from each  $(g, m) \in \mathcal{G}$  to a monotone function  $\bar{g}: \mathbf{V}^m \rightarrow \mathbf{V}$ .

**Example 4.** Let  $\Sigma_\star = (\{\bullet, \text{t}, \text{f}, \circ\}, \bullet, \circ, \{(AND, 2), (OR, 2), (NOT, 1)\})$  be a signature. In  $\mathbf{SCirc}_{\Sigma_\star}$ , the values are  $\bullet$ ,  $\text{t}$ ,  $\text{f}$  and  $\circ$ ; the gates are  $\boxed{AND}$ ,  $\boxed{OR}$  and  $\boxed{NOT}$ . Let  $\mathbf{V}_\star$  be the lattice  $(\{\perp, 0, 1, \top, \sqsubseteq\})$ , with the join defined as  $0 \sqcup 1 = \top$  and the meet defined as  $0 \sqcap 1 = \perp$ . Let  $\{\wedge, \vee, \neg\}$  be the Belnap logic operators [Bel77]: the truth tables are listed in Fig. 1. Let  $\mathcal{I}_\star = (\mathbf{V}_\star, \{\text{f} \mapsto 0, \text{t} \mapsto 1\}, \{AND \mapsto \wedge, OR \mapsto \vee, NOT \mapsto \neg\})$ .

The semantics of circuits is that of *stream functions*, which take as input a stream and output a stream. In particular, we are interested in stream functions of the form  $(\mathbf{V}^m)^\omega \rightarrow (\mathbf{V}^n)^\omega$ .

**Definition 5.** For an interpretation  $\mathcal{I} = (\mathbf{V}, \mathcal{I}_\mathcal{V}, \mathcal{I}_\mathcal{G})$ , let  $\mathbf{Stream}_\mathcal{I}$  be the prop with morphisms  $m \rightarrow n$  as stream functions  $(\mathbf{V}^m)^\omega \rightarrow (\mathbf{V}^n)^\omega$  freely generated over stream functions for values  $\bar{v}: 0 \rightarrow 1$  for each  $v \in \mathbf{V}$ , defined as  $\bar{v}(0) = v$  and  $\bar{v}(i) = \perp$ ; for gates  $\bar{g}: m \rightarrow 1$  for each  $(g, m) \in \mathcal{G}$  defined as  $\bar{g}(\sigma)(i) = g(\sigma(i))$ ; and for delay  $\delta: 1 \rightarrow 1$  defined as  $\delta(\sigma)(0) = \perp$  and  $\delta(\sigma)(i+1)$ .

**Theorem 6.**  $\mathbf{Stream}_\mathcal{I}$  is traced.

**Definition 7.** Let  $[-]_\mathcal{I}: \mathbf{SCirc}_\Sigma \rightarrow \mathbf{Stream}_\mathcal{I}$  be a traced prop morphism, mapping circuits to appropriate stream functions. The details are omitted, see [GKS22].

If two circuits map to the same semantics in  $\mathbf{Stream}_\mathcal{I}$ , we say they are *extensionally equivalent*, written  $\begin{smallmatrix} m \\ \text{---} \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \text{---} \end{smallmatrix} \approx_\mathcal{I} \begin{smallmatrix} m \\ \text{---} \end{smallmatrix} \boxed{G} \begin{smallmatrix} n \\ \text{---} \end{smallmatrix}$ .

**Theorem 8** ([GKS22]). Let  $\mathbf{SCirc}_{\Sigma, \mathcal{I}}$  be the category obtained by quotienting  $\mathbf{SCirc}_\Sigma$  by  $\approx_\mathcal{I}$ . Then there is an isomorphism of categories  $\mathbf{SCirc}_{\Sigma, \mathcal{I}} \cong \mathbf{Stream}_\mathcal{I}$ .

**Equational reasoning.** Circuits of non-equal syntax can have the same semantics as stream functions. However, in general it is prohibitive to check that the corresponding streams for two circuits are equal [GJL17b]: it is more efficient to reason *equationally*. Equations are identities that hold in the quotient category  $\mathbf{SCirc}_{\Sigma, \mathcal{I}}$ . Given a set of equations  $\mathcal{E}$ , we write  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix} =_{\mathcal{E}} \begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{G} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  if  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  can be rewritten to  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{G} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  by applying equations in  $\mathcal{E}$ . Note that since we are using string diagrams, the axioms of STMCs are ‘absorbed’ into the notation and always hold by moving wires and boxes around.

**Productivity.** A common use of equational reasoning is to take a circuit and reduce it to its stream of output values.

**Definition 9** (Productivity). *For a set of equations  $\mathcal{E}$ , a closed sequential circuit  $\boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  is called productive under  $\mathcal{E}$  if there exist values  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{v} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  and sequential circuit  $\boxed{G} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  such that  $\boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix} =_{\mathcal{E}} \begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{G} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$ .*



A set of equations was presented in [GJ16]. However, they were not *complete*: these axioms could not necessarily handle circuits with *non-delay-guarded feedback*, in which every feedback loop does not pass through a delay generator. While in some circuits ‘instant feedback’ is useful [Rie04; MSB12], in other cases it can result in an unproductive circuit. To tackle this, we use *Kleene’s fixpoint theorem*: since all the gates in an interpretation are monotone, they have a least fixpoint; since our lattice is finite, we are able to compute it after a finite number of iterations.

**Definition 10.** *For a combinational circuit  $\begin{smallmatrix} x \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} x \\ \vdash \end{smallmatrix}$ , let its  $n$ th iteration  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F^n} \begin{smallmatrix} x \\ \vdash \end{smallmatrix}$  be defined inductively as  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F^0} \begin{smallmatrix} x \\ \vdash \end{smallmatrix} := \begin{smallmatrix} x \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} x \\ \vdash \end{smallmatrix}$  and  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F^{k+1}} \begin{smallmatrix} x \\ \vdash \end{smallmatrix} := \begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F^k} \begin{smallmatrix} x \\ \vdash \end{smallmatrix} \begin{smallmatrix} x \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} x \\ \vdash \end{smallmatrix}$ . Let  $\mathcal{I} = (\mathbf{V}, \mathcal{I}_V, \mathcal{I}_G)$  be an interpretation and let  $c$  be the length of the longest chain in  $\mathbf{V}$ : the fixpoint of  $\begin{smallmatrix} x \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} x \\ \vdash \end{smallmatrix}$  in  $\mathcal{I}$ , denoted as  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F^+} \begin{smallmatrix} x \\ \vdash \end{smallmatrix}$ , is defined as  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F^c} \begin{smallmatrix} x \\ \vdash \end{smallmatrix}$ .*

The complete set of equations  $\mathcal{C}$  for closed circuits under *any* interpretation is shown in Fig. 2. An important consequence of these is that the *unfolding* rule for circuits with feedback can be derived, illustrated in Fig. 3.

**Theorem 11.** *Any closed sequential circuit  $\boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  is productive under  $\mathcal{C}$ .*

By applying productivity, a sequence of values can be obtained for *any* sequential circuit  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  given some inputs  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{v} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$ . This sequence is precisely the corresponding stream obtained using  $[-]_{\mathcal{I}}$ .

**Full abstraction.** In the closed case these equations suffice as the input values are propagated across the circuit, with gates evaluated one by one. However, when faced with an *open circuit* the equations in  $\mathcal{C}$  are not sufficient. For example, consider the circuits  and : when interpreted under  $\mathcal{I}_{\star}$  their stream functions are equal by applying de Morgan’s law. To tackle this we must consider additional equivalences between *combinational circuits*.

All circuits will include the generators for the fork, join, stub and disconnected wire. Under any interpretation, these four generators form a *bialgebra*, so we can add the corresponding axioms listed in to our framework, listed in Fig. 4. All that remains is to add equations for equivalences between gates

**Definition 12.** *We say that a set of equations  $\mathcal{E}$ , where each  $e \in \mathcal{E}$  contains at least one gate, is combinationaly complete for an interpretation  $\mathcal{I}$  if for all combinational circuits  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  and  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{G} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$ , if  $\left[ \begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix} \right]_{\mathcal{I}} = \left[ \begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{G} \begin{smallmatrix} n \\ \vdash \end{smallmatrix} \right]_{\mathcal{I}}$  then  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix} =_{\mathcal{E}} \begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{G} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$ .*

**Example 13.** *A set of equations combinationaly complete for  $\mathcal{I}_{\star}$  are listed in Fig. 5.*

**Theorem 14** (Full abstraction). *For an interpretation  $\mathcal{I}$ , let  $\mathcal{E}$  be a set of equations combinationaly complete for  $\mathcal{I}$ . Then  $\begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix} =_{\mathcal{C} + \mathcal{B} + \mathcal{E}} \begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{G} \begin{smallmatrix} n \\ \vdash \end{smallmatrix}$  if and only if  $\left[ \begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{F} \begin{smallmatrix} n \\ \vdash \end{smallmatrix} \right]_{\mathcal{I}} = \left[ \begin{smallmatrix} m \\ \vdash \end{smallmatrix} \boxed{G} \begin{smallmatrix} n \\ \vdash \end{smallmatrix} \right]_{\mathcal{I}}$ .*

This allows us to reason *purely equationally* with digital circuits, instead of appealing to the potentially inefficient stream semantics. Even so, this does not immediately yield an *automatic* rewriting framework, as computationally it is difficult to handle the trace. A suitable strategy for tackling this problem was presented in [GJL17a] using graph rewriting on *framed point graphs*; a current thread of work is reworking this using recent work on rewriting with *hypergraphs* [Bon+16; Kay21].




Figure 1: The lattice structure on  $V_*$ , and truth tables for the gates in  $\Sigma_*$  under  $\mathcal{I}_*$ .




Figure 2: The set of equations  $\mathcal{C}$  for reducing closed circuits.




Figure 3: Deriving the *unfolding* rule using equations in  $\mathcal{C}$ .




Figure 4: Set  $\mathcal{B}$  of *bialgebra* equations.




Figure 5: A (not necessarily minimal) set of equations  $\mathcal{P}$  which is combinationaly complete for  $\mathcal{I}_*$ , adapted from [RR98].

## References

- [Bel77] Nuel D. Belnap. “A Useful Four-Valued Logic”. In: *Modern Uses of Multiple-Valued Logic*. Ed. by J. Michael Dunn and George Epstein. Episteme. Dordrecht: Springer Netherlands, 1977, pp. 5–37. ISBN: 978-94-010-1161-7. doi: [10.1007/978-94-010-1161-7\\_2](https://doi.org/10.1007/978-94-010-1161-7_2).
- [Bon+16] Filippo Bonchi et al. “Rewriting modulo Symmetric Monoidal Structure”. In: *Proceedings of the 31st Annual ACM/IEEE Symposium on Logic in Computer Science*. LICS ’16. New York, NY, USA: Association for Computing Machinery, July 5, 2016, pp. 710–719. ISBN: 978-1-4503-4391-6. doi: [10.1145/2933575.2935316](https://doi.org/10.1145/2933575.2935316).
- [CŞ94] Virgil Emil Căzănescu and Gheorghe Ştefănescu. “Feedback, Iteration, and Repetition”. In: *Mathematical Aspects of Natural and Formal Languages*. Vol. Volume 43. World Scientific Series in Computer Science Volume 43. World Scientific, Oct. 1, 1994, pp. 43–61. ISBN: 978-981-02-1914-7. doi: [10.1142/9789814447133\\_0003](https://doi.org/10.1142/9789814447133_0003).
- [GJ16] Dan R. Ghica and Achim Jung. “Categorical Semantics of Digital Circuits”. In: *2016 Formal Methods in Computer-Aided Design (FMCAD)*. 2016 Formal Methods in Computer-Aided Design (FMCAD). Oct. 2016, pp. 41–48. doi: [10.1109/FMCAD.2016.7886659](https://doi.org/10.1109/FMCAD.2016.7886659).
- [GJL17a] Dan R. Ghica, Achim Jung, and Aliaume Lopez. “Diagrammatic Semantics for Digital Circuits”. In: *26th EACSL Annual Conference on Computer Science Logic (CSL 2017)*. Ed. by Valentin Goranko and Mads Dam. Vol. 82. Leibniz International Proceedings in Informatics (LIPIcs). Dagstuhl, Germany: Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik, 2017, 24:1–24:16. ISBN: 978-3-95977-045-3. doi: [10.4230/LIPIcs.CSL.2017.24](https://doi.org/10.4230/LIPIcs.CSL.2017.24).
- [GJL17b] Dan R. Ghica, Achim Jung, and Aliaume Lopez. “Diagrammatic Semantics for Digital Circuits (Technical Report)”. In: *CoRR abs/1703.10247* (Mar. 29, 2017). arXiv: [1703.10247](https://arxiv.org/abs/1703.10247).
- [GKS22] Dan R. Ghica, George Kaye, and David Sprunger. “Full Abstraction for Digital Circuits”. Feb. 3, 2022. arXiv: [2201.10456](https://arxiv.org/abs/2201.10456) [cs, math].
- [Has97] Masahito Hasegawa. “Recursion from Cyclic Sharing: Traced Monoidal Categories and Models of Cyclic Lambda Calculi”. In: *Typed Lambda Calculi and Applications*. Ed. by Philippe de Groote and J. Roger Hindley. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer, 1997, pp. 196–213. ISBN: 978-3-540-68438-1. doi: [10.1007/3-540-62688-3\\_37](https://doi.org/10.1007/3-540-62688-3_37).
- [JS91] André Joyal and Ross Street. “The Geometry of Tensor Calculus, I”. In: *Advances in Mathematics* 88.1 (1991), pp. 55–112. ISSN: 0001-8708. doi: [10.1016/0001-8708\(91\)90003-P](https://doi.org/10.1016/0001-8708(91)90003-P).
- [JSV96] André Joyal, Ross Street, and Dominic Verity. “Traced Monoidal Categories”. In: *Mathematical Proceedings of the Cambridge Philosophical Society* 119.3 (Apr. 1996), pp. 447–468. ISSN: 1469-8064, 0305-0041. doi: [10.1017/S0305004100074338](https://doi.org/10.1017/S0305004100074338).
- [Kay21] George Kaye. “Rewriting Graphically with Symmetric Traced Monoidal Categories”. Mar. 18, 2021. arXiv: [2010.06319](https://arxiv.org/abs/2010.06319).
- [Laf03] Yves Lafont. “Towards an Algebraic Theory of Boolean Circuits”. In: *Journal of Pure and Applied Algebra* 184.2 (Nov. 1, 2003), pp. 257–310. ISSN: 0022-4049. doi: [10.1016/S0022-4049\(03\)00069-0](https://doi.org/10.1016/S0022-4049(03)00069-0).
- [MSB12] Michael Mendler, Thomas R. Shiple, and Gérard Berry. “Constructive Boolean Circuits and the Exactness of Timed Ternary Simulation”. In: *Formal methods in system design : an international journal* 40.3 (2012), pp. 283–329. ISSN: 0925-9856. doi: [10.1007/s10703-012-0144-6](https://doi.org/10.1007/s10703-012-0144-6).
- [Rie04] Marc D. Riedel. “Cyclic Combinational Circuits”. PhD thesis. United States – California: California Institute of Technology, May 27, 2004. 112 pp. ISBN: 9780496071005.
- [RR98] Odinaldo Rodrigues and Alessandra Russo. “A Translation Method for Belnap Logic”. In: *Imperial College RR DoC98/7* (1998).
- [Sel11] Peter Selinger. “A Survey of Graphical Languages for Monoidal Categories”. In: *New Structures for Physics*. Ed. by Bob Coecke. Lecture Notes in Physics. Berlin, Heidelberg: Springer, 2011, pp. 289–355. ISBN: 978-3-642-12821-9. doi: [10.1007/978-3-642-12821-9\\_4](https://doi.org/10.1007/978-3-642-12821-9_4).