

# Università di Pisa

Electronics and communications systems - Project: Implementation of AMBA-APB communication protocol

Fabio Piras, Giacomo Volpi

Academic Year: 2022/2023

# Contents

1	Intr	Introduction and specifications							
	1	AMBA APB	2						
	2	Possible applications	2						
	3	Architecture	2						
		3.1 Input	2						
		3.2 Output	3						
		3.3 Components	4						
2	Ver	Verification and testing							
	1	Correct piloting	6						
	2	Wrong piloting	6						
	3	Wrapper behaviour	7						
3	Vivado synthesis and implementation								
	1	Warning	8						
	2	Resource utilization	9						
	3		9						
	4		10						
	5	Critical path	10						
	6	Design							
4	Cor	nclusion 1	.3						
5	VH	DL code	.4						
	1	Multiplexer	14						
	2	RAM							
	3		16						
	4		18						
	5	Vivado wrapper							
	6		24						

# Introduction and specifications

#### 1 AMBA APB

Advanced Microcontroller Bus Architecture (AMBA) bus protocols are a set of industry-standard communication protocols for System-on-Chip memory-mapped interconnections. The Advanced Peripheral Bus (APB) is used to access low-speed peripherals and is the simplest one. It is required to design a digital circuit for implementing a communication based on AMBA-APB standard. The system is composed of one APB-Master which can send read-/write transactions to two APB-Slaves, a 64x16 ROM and a 128x8 RAM. The APB-Master coordinates the reading and writing transactions on the bus by handling the control signals of the communication interface. The APB-Slaves reply to the master's requests. The APB interface is described as follows:

- P clk
- P sel[0:K-1]: slave selection (K = number of slaves).
- P write: 0 for a read transaction, 1 for a write transaction
- P\_enable: enable signal
- P rdata[0:N-1]: data read from peripheral
- P wdata[0:N-1]: data to write to peripheral
- P addr[0:M-1]: address (both for read and write transactions)

### 2 Possible applications

AMBA was introduced by ARM in 1996, this family of protocols is largely used for embedded processor bus architectures, because it is well documented and can be used without royalties. APB (Advanced Peripheral Bus) is designed for low bandwidth control accesses, for example register interfaces on system peripherals. However, even if it was designed by ARM, there are example of AMBA buses for non-ARM designs, like the Infineon ADM5120 SoC.

#### 3 Architecture

#### 3 .1 Input

 $\bullet$  P\_clk : the clock signal of the system




Figure 1.1: Timing of the digital circuit




Figure 1.2: General design of the circuit

- P\_reset : an asynchronous low-active reset signal
- P\_sel: the slave selection signal, 0 in case of the ROM selection, 1 in case of RAM
- P\_write: the write signal, 0 in case of read, 1 otherwise.
- P\_enable: enable signal
- P\_wdata [0:15]: data to write in peripheral
- P\_addr[0:6]: address wires

#### 3.2 Output

• P\_rdata [0:15]: read output from the system

#### 3.3 Components

Our digital circuits is based on 3 main components. A 64x16 ROM, a 128x8 RAM and a multiplexer.

#### RAM

The RAM represents a read/write memory. It has 7 wires of input for the address and 16 output wires; since the input data in our circuit is 2 byte wide and the RAM stores a byte per address, we choose to store the least significant byte of the word in the first address and the most significant byte in the next one. The read process is the same, so in order to obtain a word we read from address and address+1. Please note that our circuit does not support unaligned memory accesses, more on that in the section with Figure 2.2




Figure 1.3: RAM

#### ROM

The ROM is a read-only component memory, it has 6 input wires for the address and 16 for the output. It stores a word.




Figure 1.4: ROM

#### Multiplexer

The multiplexer is used to commute output between RAM and ROM, according to the selection signal. If the select is equal to 1 we read the output from the first, otherwise from the second one.




Figure 1.5: Multiplexer

# Verification and testing

The goal of this chapter is to verify the behavior of the designed circuit through the help of ModelSim, the chapter is divided in three sections the first one regarding the correct piloting of the network, the second one regarding what happens in case of wrong inputs and the third one regarding the Vivado wrapper.

### 1 Correct piloting




Figure 2.1: Correct piloting waveform in ModelSim

First we try to model the correct behavior of the circuit. We follow the temporization schemes in the project specification. After the reset we start with a writing operation in RAM [1]. At the second clock period we provide the address (1110001 | 113) and the input (11111111/00110011 | -205),  $p_{\_}$  select and we (write enable) are set to 1. At the third rising edge of the clock  $p_{\_}$  enable goes to 1 and the write is made. Note that the output is not significant due to the fact that we have not initialize/reset the RAM. For clock periods from 4 to 8 we have the ROM output ( $p_{\_}$  select is set to 0) even if we is set to 1 (this means that the master does not actually read the ROM output) [2], note that this is only due to the fact that the multiplexer only commutes between the RAM and the ROM output based on the value of  $p_{\_}$  select. Then we have a read operation in RAM, to test if the writing operation has been successfull [3]. The output value is the same (11111111/00110011 | -205) as before, and is present one clock before the enable arrives to respect the timing requirements form the Master point of view, this behaviour is achieved through the combinatorial data flow adopted for readings. The final test we perform is the ROM reading operation [4] that presents a behaviour equal to the RAM as previously described.

### 2 Wrong piloting

In this section we want to show what happen when master does not respect the temporization scheme, or in case of wrong commands (e.g. write to ROM command). First we start with a correct writing operation in RAM [1], this is used to emphasize the following incorrect operations. Then we want to test what happens in case of p select set to 0 (ROM selected) and




Figure 2.2: Wrong piloting waveform in ModelSim

we set to 1 (write operation); in this case no writing operation is performed on the ROM since naturally it does not take data wires as input, no writing is also performed in the RAM due to  $p\_select$  being set to 0. At point [3] we perform the case of a RAM reading and address change while  $p\_enable$  is set to 1. In this case the output depends if the cell has a previous content or not (like in this case). For the last case [4] we consider a writing operation in RAM with address changing. In this particular case is also possible to see the non-alignment issue presented before, in this case the output wires contain the LSB of the first write [1] as the MSB and unknown values as LSB due to the RAM not being initialized/resetted at start.

### 3 Wrapper behaviour

For a complete case we also included the testbench on the wrapper implementation. As expected the output is presented after two clock cycles since the presence of the input and output registers.




Figure 2.3: Correct piloting waveform for the wrapper in ModelSim





Figure 2.4: Wrong piloting waveform for the wrapper in ModelSim

# Vivado synthesis and implementation

In this chapter we will report the result from the synthesis and implementation of the circuit performed on Vivado. Naturally for the correct use of the tool we need to apply the paradigm of register-logic-register to the network, this is done by the use of the wrapper reported in section 5. The operation were performed in out-of-context mode to avoid specifying the I/O pin mapping.

### 1 Warning






Figure 3.2: Warning produced by the Implementation



Figure 3.3: Warning produced by the DRC

The first one is caused by the way the RAM was described in VHDL, given the fact that we use an array of 127 location of one byte each, this result in a loss of time performance at the moment of synthesis and implementation on the *Vivado* tool, but it does not appear to have any more effects.

The second batch of warnings is caused by the mode out-of-context used during the *Vivado* implementation. Similarly the DRC warning are cause also by the out-of-context mode.

### 2 Resource utilization




Figure 3.4: Utilization graph

Ut	ilization	ion Post-Synthesis   Post-Implementation		
			Gra	aph   <b>Table</b>
	Resource	Utilization	Available	Utilization
	LUT	1710	17600	9.72
	FF	1086	35200	3.09

Figure 3.5: Utilization table

Given the simplicity of the operation performed, the total utilization of the resources is low, as expected.

### 3 Power consumption




Figure 3.6: Power consumption

### 4 Maximum clock frequency

We start with the default clock timing of 10 ns, after synthesis we get the following result.

#### **Design Timing Summary**

tup		Hold		Pulse Width		
Worst Negative Slack (WNS):	6,253 ns	Worst Hold Slack (WHS):	0,365 ns	Worst Pulse Width Slack (WPWS):	4,500 ns	
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns	
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
Total Number of Endpoints:	2064	Total Number of Endpoints:	2064	Total Number of Endpoints:	1086	

Figure 3.7: Timing for 10 ns clock

We proceed by reducing the clock to 3.747 ns following the previous result.

#### **Design Timing Summary**

tup		Hold		Pulse Width		
Worst Negative Slack (WNS):	0,000 ns	Worst Hold Slack (WHS):	0,365 ns	Worst Pulse Width Slack (WPWS):	1,373 ns	
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns	
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
Total Number of Endpoints:	2064	Total Number of Endpoints:	2064	Total Number of Endpoints:	1086	

Figure 3.8: Timing for 3.747 ns clock

This results in a maximum clock frequency of approximately 266 MHz.

### 5 Critical path

By reducing by 0.001 ns the clock we naturally get a clock timing violation with the following critical paths.




Figure 3.9: Critical path for 3.746 ns clock

In the following is reported one of the schematic for the critical path, in particular the one for Path1




Figure 3.10: Schematic for critical path

It is interesting to notice that we get many critical path with the same slack, this is to be expected since, as shown in Figure 3.9 all of them originate from the RAM and, since the module is composed by 127 equal locations, is only natural for them to have the same slack.

# 6 Design




Figure 3.11: Schematic of the design

## Conclusion

AMBA-APB is a wildly used protocol with many design structure and implementation. In our design we managed to reach very high frequency for the clock at the expense of the power consumption. Other possible implementation could benefit from the use of a slave-master structure inside the circuit to make the network more flexible and more resistant to wrong piloting by sacrificing design simplicity and probably maximum clock frequency. As previously stated we decided not to handle operation not align to multiple of 16 regarding the address, this means that the master is responsible for handling it in the most proper way in base of its own design.

### VHDL code

### 1 Multiplexer

```
1 library IEEE;
   use IEEE.std_logic_1164.all;
    use IEEE.numeric_std.all;
5 entity multiplexer is
   generic(
      DATA_WIDTH_MULTI : integer := 16
   );
   port (
      mult_input_0 : in std_logic_vector(DATA_WIDTH_MULTI-1
                 -- input from the ROM
      mult_input_1 : in std_logic_vector(DATA_WIDTH_MULTI-1
                  -- input form the RAM
    downto 0);
     output_mult
                   : out std_logic_vector(DATA_WIDTH_MULTI-1
    downto 0);
                   -- output of the multiplexer
      p_sel_mult
                 : in std_logic
              -- input piloting the multiplexer
   );
16 end entity;
18 architecture my_multiplexer of multiplexer is
19 begin
    -- PROC describe the process for generating the output of the
    multiplexer
    -- based upon the selection input
    PROC : process (mult_input_0, mult_input_1, p_sel_mult)
   begin
      if (p_sel_mult = '0') then
                                    -- read from ROM
        output_mult <= mult_input_0;</pre>
                                     -- read from RAM
        output_mult <= mult_input_1;
      end if;
29
    end process;
```

```
32 end architecture;
```

#### $\mathbf{2} \quad \mathbf{RAM}$

```
1 library ieee;
     use ieee.std_logic_1164.all;
     use ieee.std_logic_unsigned.all;
     use ieee.numeric_std.all;
 entity ram128x8_sync is
     generic (
          DATA_WIDTH_RAM:integer := 8;
          ADDR_WIDTH_RAM : integer := 7
      );
     port (
          address
                           : in std_logic_vector (ADDR_WIDTH_RAM-1
12
    downto 0);
                  -- address input
                           : in std_logic_vector (DATA_WIDTH_RAM-1
          data_in0
                 -- data input for lower byte
    downto 0);
                           : in std_logic_vector (DATA_WIDTH_RAM-1
          data_in1
                 -- data input for upper byte
    downto 0);
                           : out std_logic_vector (DATA_WIDTH_RAM -1
          data_output0
                -- data output for lower byte
          data_output1
                          : out std_logic_vector (DATA_WIDTH_RAM -1
                -- data output for upper byte
    downto 0);
                           : in std_logic;
          en
                -- enable input
                           : in std_logic;
          wе
                -- write = 1 | read = 0
          select ram
                         :in std_logic;
19
                -- select for the operation
          clock_ram
                           :in std_logic
                -- clock
      );
23 end entity;
  architecture RAM_test of ram128x8_sync is
      -- the RAM is model as an array of std_logic_vector of 1 byte
      -- this implementation is likely the cause of warning "
    Netlist 29-101" in Vivado
      type RAM is array(0 to 127) of std_logic_vector(7 downto 0);
     signal mem : RAM;
29
 begin
30
      -- ram_work describe the synchronous process of writing
      ram_work: process (clock_ram)
     begin
          if (rising_edge(clock_ram)) then
                                                    --RAM
    synchronization with the system clock
```

```
-- this loop can be used to set all location of the RAM
36
          -- this avoid seeing the UUUUUUUU output in the ModelSim
37
    timewave
      -- if reset_ram= '0' then
                                        --reset condition
38
      -- for i in 0 to 127 loop
                                          -- loop to reset to 0 all
    RAM location
                  mem(i) <= (others=>'0');
40
          end loop;
41
42
              if (we = '1' and en='1' and select_ram='1') then
     -- write condition:
                   mem(to_integer(unsigned(address))) <= data_in0;</pre>
                   mem(to_integer(unsigned(address+1))) <= data_in1;</pre>
45
     -- data is written in the location according to little endian
     paradigm
46
              end if;
          end if;
          end process;
49
          data_output0 <= mem(to_integer(unsigned(address)));</pre>
51
          data_output1 <= mem(to_integer(unsigned(address+1)));</pre>
        -- data is read from the location according to little
    endian paradigm
54 end architecture;
      ROM
 3
1 library IEEE;
    use IEEE.std_logic_1164.all;
    use IEEE.numeric_std.all;
_{5} -- the ROM entity is model after LUT
6 entity ROM64x16 is
    generic (
      DATA_WIDTH_ROM : natural := 16;
      ADDR_WIDTH_ROM : natural := 6
    );
10
    --ROM acts in a combinatorial way, so it only need the addres
    as input and 16 wire for the output
    --since the ROM is a read only memory it does not need other
    input to determin the operation
   port (
13
                       std_logic_vector(ADDR_WIDTH_ROM-1 downto 0);
      address
14
                 : in
      -- address input
                : out std_logic_vector(DATA_WIDTH_ROM-1 downto 0)
```

rom\_out

```
-- data output
    );
16
17 end entity;
  architecture rtl of ROM64x16 is
    type LUT_t is array (natural range 0 to 63) of integer;
    constant LUT: LUT_t := (
       0 = > 0,
23
       1 = > 3212,
       2 = > 6393
       3 = > 9512,
       4 = > 12539
      5 = > 15446,
       6 = > 18204,
       7 = > 20787,
30
       8 = > 23170,
       9 = > 25329,
       10 = > 27245,
       11 => 28898,
       12 \Rightarrow 30273,
       13 = > 31356
       14 => 32137,
37
       15 => 32609,
       16 \Rightarrow 32767,
       17 => 32609,
       18 \Rightarrow 32137,
       19 \Rightarrow 31356
       20 = > 30273,
43
       21 = 28898
44
       22 \Rightarrow 27245,
45
       23 = 25329
       24 \Rightarrow 23170,
       25 = > 20787,
       26 \Rightarrow 18204,
49
       27 = > 15446,
50
       28 = 12539
51
       29 \Rightarrow 9512
52
       30 = > 6393
       31 => 3212,
       32 = > 0,
       33 = > -3212,
       34 = > -6393,
       35 = > -9512,
58
       36 = -12539
       37 = -15446,
       38 = -18204,
       39 = -20787,
       40 = > -23170,
       41 = > -25329,
64
```

```
42 = -27245
      43 = -28898,
66
      44 = > -30273,
67
      45 = > -31356
68
      46 = > -32137,
      47 = -32609
      48 = -32767,
      49 = -32609
      50 = > -32137,
73
      51 = -31356
      52 = -30273
7.5
      53 = -28898,
      54 = > -27245,
      55 = > -25329,
      56 = > -23170,
      57 = -20787
80
      58 = -18204
      59 = -15446,
82
      60 = > -12539,
      61 = > -9512,
      62 = > -6393,
      63 = > -3212
    );
87
  begin
    rom_out <= std_logic_vector(to_signed(LUT(to_integer(unsigned(
    address))),16));
91 end architecture;
      AMBA-APB
 4
```

```
1 library IEEE;
   use IEEE.std_logic_1164.all;
   use IEEE.numeric_std.all;
 --Main architecture of the AMBA-APB component
 entity AMBA_APB_sync_RAM is
   generic(
      DATA_WIDTH_APB :integer := 16;
      ADDR_WIDTH_APB : integer := 7
9
   );
   port (
11
                      std_logic_vector(ADDR_WIDTH_APB-1 downto 0);
                in
12
      -- address input
     p_rdata
                : out std_logic_vector(DATA_WIDTH_APB-1 downto 0);
13
      -- data output (for reading operations)
               : in std_logic_vector(DATA_WIDTH_APB-1 downto 0);
     p_wdata
      -- data input (for writing operations)
               : in std_logic;
     p_enable
15
      -- enable piloting input
```

```
p_write : in std_logic;
      -- write piloting input
             : in std_logic;
17
      -- selection piloting input
                : in std_logic;
      -- clock
               : in std_logic
     rst
      -- reset
   );
 end entity;
 architecture my_AMBA_APB of AMBA_APB_sync_RAM is
    signal ROM_OUTPUT_TO_MULTIPLEXER : std_logic_vector(
    DATA_WIDTH_APB-1 downto 0); -- signal connecting the output
    of the ROM to the input of the multiplexer
    signal RAM_OUTPUT_TO_MULTIPLEXER : std_logic_vector (
    DATA_WIDTH_APB-1 downto 0); -- signal connecting the output
    of the RAM to the input of the multiplexer
   signal RAM_OUT_LSB : std_logic_vector(DATA_WIDTH_APB/2-1 downto
     0);
                        -- signal tracking the least significant
    byte in output from the RAM
    signal RAM_OUT_MSB : std_logic_vector(DATA_WIDTH_APB/2-1 downto
                       -- signal tracking the most significant
    byte in output from the RAM
28
    component multiplexer is
29
      generic(
        DATA_WIDTH_MULTI : integer := 16
      );
32
33
     port (
34
        mult_input_0 : in std_logic_vector(DATA_WIDTH_MULTI-1
    downto 0);
                 -- input from the ROM
        mult_input_1 : in std_logic_vector(DATA_WIDTH_MULTI-1
    downto 0);
                 -- input form the RAM
        output_mult : out std_logic_vector(DATA_WIDTH_MULTI-1
37
    downto 0);
                 -- output of the multiplexer
        p_sel_mult : in std_logic
                -- input piloting the multiplexer
      );
3.9
    end component;
41
    component ram128x8_sync is
42
      generic (
43
        DATA_WIDTH_RAM : integer := 8;
        ADDR_WIDTH_RAM : integer := 7
      );
     port (
                             std_logic_vector (ADDR_WIDTH_RAM -1
        address
                      : in
    downto 0); -- address input
```

```
data_in0
                   in
                              std_logic_vector (DATA_WIDTH_RAM-1
                 -- data input for lower byte
    downto 0);
                              std_logic_vector (DATA_WIDTH_RAM-1
        data_in1
                     : in
50
    downto 0);
                  -- data input for upper byte
                              std_logic_vector (DATA_WIDTH_RAM-1
        data_output0 : out
51
    downto 0);
                -- data output for lower byte
        data_output1 : out
                              std_logic_vector (DATA_WIDTH_RAM-1
    downto 0);
                -- data output for upper byte
                      : in
                              std_logic;
53
               -- enable input
                              std_logic;
        wе
                      in
               -- write = 1 | read = 0
                             std_logic;
        select_ram
                   : in
               -- select for the operation
                  : in
                              std_logic
        clock_ram
               -- clock
      );
57
    end component;
58
    component ROM64x16 is
60
      generic(
        DATA_WIDTH_ROM : integer := 16;
        ADDR_WIDTH_ROM : integer := 6
63
      );
     port (
65
                in
                        std_logic_vector(ADDR_WIDTH_ROM-1 downto 0)
        address
       -- address input
                : out std_logic_vector(DATA_WIDTH_ROM-1 downto 0)
       -- data output
      );
68
    end component;
69
70
    begin
72
      ROM: ROM64x16
73
      generic map(
        DATA_WIDTH_ROM => DATA_WIDTH_APB,
        ADDR_WIDTH_ROM => ADDR_WIDTH_APB-1
      )
      port map(
          address => p_addr(ADDR_WIDTH_APB-2 downto 0),
    only need 6 bits of input as addres
          rom_out => ROM_OUTPUT_TO_MULTIPLEXER
                                                            -- signal
81
     is used to pass data from the ROM to the multiplexer
      );
82
      RAM : ram128x8_sync
      generic map(
        DATA_WIDTH_RAM=>DATA_WIDTH_APB/2,
86
```

```
ADDR_WIDTH_RAM = > ADDR_WIDTH_APB
      )
88
89
      port map(
90
           address => p_addr,
           data_output0 => RAM_OUT_LSB,
                                                               -- map
     the least significant byte from the output of the RAM
           data_output1 => RAM_OUT_MSB,
                                                                 map
     the most significant byte from the output of the RAM
           data_in0 => p_wdata(7 downto 0),
                                                               -- map
     the least significant byte to input of the RAM
           data_in1 => p_wdata(15 downto 8),
                                                               -- map
     the most significant byte to input of the RAM
           en => p_enable,
           we => p_write,
           clock_ram => clk,
           select_ram => p_sel
      );
      MULTI: multiplexer
      generic map(
        DATA_WIDTH_MULTI => DATA_WIDTH_APB
104
      port map(
107
           mult_input_0 => ROM_OUTPUT_TO_MULTIPLEXER,
                                                                 -- map
     the input of the multiplexer coming from the ROM
           mult_input_1 => RAM_OUTPUT_TO_MULTIPLEXER,
                                                                 -- map
109
     the input of the multiplexer coming from the RAM
           output_mult => p_rdata,
           p_sel_mult => p_sel
111
      );
112
      RAM_OUTPUT_TO_MULTIPLEXER <= RAM_OUT_MSB & RAM_OUT_LSB;</pre>
     recombining the two signals into one
115
117 end architecture;
```

### 5 Vivado wrapper

```
);
10
    port (
                          std_logic_vector(ADDR_WIDTH_WRAPPER-1
      w_addr
                   : in
12
     downto 0);
      w_rdata
                   : out std_logic_vector(DATA_WIDTH_WRAPPER-1
13
     downto 0);
      w_wdata
                        std_logic_vector(DATA_WIDTH_WRAPPER-1 downto
14
      0);
      w enable
                   : in std_logic;
1.5
      w_write
                   : in std_logic;
      w_sel
                   : in std_logic;
17
                   : in std_logic;
      w_clk
      w_rst
                   : in std_logic
19
    );
  end entity;
21
22
23
2.4
  architecture struct of apb_wrapper_sync_RAM is
      -- the signal are used to pass the data from the register to
     the AMBA_APB logic
      signal address_signal : std_logic_vector(ADDR_WIDTH_WRAPPER-1
      downto 0);
      signal data_signal_input : std_logic_vector(
2.9
     DATA_WIDTH_WRAPPER - 1 downto 0);
      signal data_signal_output : std_logic_vector(
30
     DATA_WIDTH_WRAPPER-1 downto 0);
      signal w_enable_signal : std_logic;
31
      signal w_sel_signal : std_logic;
      signal w_write_signal : std_logic;
3.3
  component AMBA_APB_sync_RAM is
      generic (
36
          DATA_WIDTH_APB :natural := 16;
37
          ADDR_WIDTH_APB : natural := 7
3.8
      ):
39
      port (
40
                              std_logic_vector(ADDR_WIDTH_APB-1
          p_addr
                        : in
     downto 0);
          p_rdata
                        : out std_logic_vector(DATA_WIDTH_APB-1
     downto 0);
          p_wdata
                       : in std_logic_vector(DATA_WIDTH_APB-1 downto
43
      0);
          p_enable
                       : in std_logic;
          p_write
                       : in std_logic;
          p_sel
                       : in std_logic;
          clk
                       : in std_logic;
          rst
                       : in std_logic
48
```

```
);
  end component;
50
51
 begin
52
      AMBA: AMBA_APB_sync_RAM
      generic map(
           DATA_WIDTH_APB => DATA_WIDTH_WRAPPER,
           ADDR_WIDTH_APB => ADDR_WIDTH_WRAPPER
      )
58
59
      port map(
60
           p_addr => address_signal,
          p_rdata => data_signal_output,
           p_wdata => data_signal_input,
           p_enable => w_enable_signal,
          p_write => w_write_signal,
6.5
          p_sel => w_sel_signal,
66
          clk => w_clk,
          rst => w_rst
      );
      -- the process mimic the register to implement the paradigm
     of register-logic-register for Vivado
      wrapper: process (w_clk)
73
    begin
74
      if (rising_edge (w_clk)) then
        if(w_rst = '0') then
           w_sel_signal <= '0';</pre>
           w_write_signal <= '0';</pre>
           data_signal_input <= (others => '0');
79
           address_signal <= (others => '0');
                    w_rdata <= (others => '0');
           w_enable_signal <= '0';</pre>
        else
                    w_sel_signal <= w_sel;
           w_write_signal <= w_write;</pre>
85
           data_signal_input <= w_wdata;</pre>
                    w_rdata <= data_signal_output;
           address_signal <= w_addr;
           w_enable_signal <= w_enable;</pre>
        end if;
      end if;
91
      end process;
92
  end architecture;
```

97

#### 6 Testbench

#### 6.1 Correct tb

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
4 entity AMBA_APB_tb_correct is
      end entity;
 architecture testbench of AMBA_APB_tb_correct is
      constant DATA_WIDTH_tb :natural :=16;
      constant ADDR_WIDTH_tb :natural := 7;
1.0
      constant T_CLK : time := 10 ns;
      constant T_RESET : time := 5 ns;
12
13
      signal clk_tb : std_logic := '0';
      signal arstn_tb : std_logic := '0';
      signal address_tb : std_logic_vector(ADDR_WIDTH_tb-1 downto
    0) := (others => '1');
      signal in_tb : std_logic_vector (DATA_WIDTH_tb-1 downto 0)
17
     := (others => '0');
      signal out_tb : std_logic_vector (DATA_WIDTH_tb-1 downto 0);
18
      signal p_en_tb : std_logic := '0';
19
      signal p_select_tb : std_logic := '0';
20
                    :std_logic :='0';
      signal we_tb
21
      signal sim_stop : std_logic := '1';
22
23
      component AMBA_APB_sync_RAM is
          generic (
          DATA_WIDTH_APB : natural := 16;
          ADDR_WIDTH_APB : natural := 7
      );
      port (
29
                             std_logic_vector(ADDR_WIDTH_APB-1
                       : in
          p_addr
3.0
    downto 0);
                       : out std_logic_vector(DATA_WIDTH_APB-1
          p_rdata
    downto 0);
          p_wdata
                       : in std_logic_vector(DATA_WIDTH_APB-1 downto
32
     0);
                      : in std_logic;
          p_enable
          p_write
                      : in std_logic;
                      : in std_logic;
          p_sel
                      : in std_logic;
          clk
          rst
                       : in std_logic
      );
      end component;
41 begin
```

```
clk_tb <= not(clk_tb) and sim_stop after T_CLK/2;</pre>
      arstn_tb <= '1' after T_RESET;</pre>
43
44
      AMBA: AMBA_APB_sync_RAM
45
          generic map(
               DATA_WIDTH_APB =>DATA_WIDTH_tb,
               ADDR_WIDTH_APB =>ADDR_WIDTH_tb
          )
          port map (
51
               p_addr=>address_tb ,
52
               p_rdata=>out_tb,
               p_wdata=>in_tb,
               p_enable => p_en_tb,
               p_write => we_tb,
               p_sel => p_select_tb,
               clk => clk tb,
               rst => arstn_tb
59
          );
      STIMULI : process(clk_tb, arstn_tb)
           variable t : integer := 0;
63
      begin
64
           if arstn tb = '0' then
65
               t := 0;
66
               elsif rising_edge(clk_tb) then
                   case(t) is
                        when 1 => address_tb <="1110001"; in_tb <=
     "1111111100110011"; we_tb <= '1'; p_select_tb <= '1'; -- WRITE IN
     RAM
                        when 2 => p_en_tb <= '1';
                        when 3 => p_en_tb <= '0'; p_select_tb <= '0';
71
                        when 4 => address_tb <="11111111";
73
                        when 8 => address_tb <="1110001"; we_tb <= '0';
      p_select_tb <= '1'; -- READ IN RAM</pre>
                        when 9 => p_en_tb <= '1';
                        when 10 => p_en_tb <= '0'; p_select_tb <= '0';
77
                        when 14 => address_tb <="1100110"; we_tb
     <= '0'; p_select_tb <= '0'; -- READ IN ROM
                        when 15 => p_en_tb <= '1';
80
                        when 16 => p_en_tb <= '0'; p_select_tb <= '1';
81
82
                        when 20 => sim_stop <= '0';
83
                        when others => null;
                   end case;
                   t := t+1;
               end if;
87
```

```
end process;
end architecture;
```

#### 6.2 Incorrect tb

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
4 entity AMBA_APB_tb_incorrect is
      end entity;
7 architecture testbench of AMBA_APB_tb_incorrect is
      constant DATA_WIDTH_tb :natural :=16;
9
      constant ADDR_WIDTH_tb :natural := 7;
1.0
      constant T_CLK : time := 10 ns;
      constant T_RESET : time := 5 ns;
1.3
      signal clk_tb : std_logic := '0';
14
      signal arstn_tb : std_logic := '0';
      signal address_tb : std_logic_vector(ADDR_WIDTH_tb-1 downto
     0) := (others => '1');
      signal in_tb : std_logic_vector (DATA_WIDTH_tb-1 downto 0)
     := (others => '0');
      signal out_tb : std_logic_vector (DATA_WIDTH_tb-1 downto 0);
18
      signal p_en_tb : std_logic := '0';
19
      signal p_select_tb : std_logic := '0';
2.0
                     :std_logic :='0';
      signal we_tb
2.1
      signal sim_stop : std_logic := '1';
      component AMBA_APB_sync_RAM is
          generic (
25
          DATA_WIDTH_APB : natural := 16;
          ADDR_WIDTH_APB :natural := 7
      );
      port (
29
                             std_logic_vector(ADDR_WIDTH_APB-1
          p_addr
                       : in
     downto 0);
                       : out std_logic_vector(DATA_WIDTH_APB-1
          p_rdata
31
     downto 0);
                       : in std_logic_vector(DATA_WIDTH_APB-1 downto
          p_wdata
32
     0);
          p_enable
                      : in std_logic;
                      : in std_logic;
          p_write
                       : in std_logic;
          p_sel
35
          clk
                      : in std_logic;
36
          rst
                       : in std_logic
      );
      end component;
41 begin
```

```
clk_tb <= not(clk_tb) and sim_stop after T_CLK/2;</pre>
      arstn_tb <= '1' after T_RESET;</pre>
43
44
      AMBA: AMBA_APB_sync_RAM
45
          generic map(
               DATA_WIDTH_APB =>DATA_WIDTH_tb,
               ADDR_WIDTH_APB =>ADDR_WIDTH_tb
          )
          port map (
51
               p_addr=>address_tb ,
52
               p_rdata=>out_tb ,
               p_wdata=>in_tb,
               p_enable => p_en_tb,
               p_write => we_tb,
               p_sel => p_select_tb,
57
               clk => clk tb,
               rst => arstn_tb
59
          );
60
61
      STIMULI : process(clk_tb, arstn_tb)
           variable t : integer := 0;
63
      begin
64
           if arstn_tb = '0' then
65
               t := 0;
66
               elsif rising_edge(clk_tb) then
                   case(t) is
                        when 1 => address_tb <="1110001"; in_tb <=
     "1111111100110011"; we_tb <= '1'; p_select_tb <= '1'; -- WRITE IN
     RAM
                        when 2 => p_en_tb <= '1';
                        when 3 => p_en_tb <= '0'; p_select_tb <= '0';
72
73
                        when 6 => address_tb <="11111111"; in_tb <=
     "111111111111111"; we_tb <= '1'; p_select_tb <= '0'; -- WRITE IN
     ROM (wrong behaviour)
                        when 7 => p_en_tb <= '1';
                        when 8 => p_en_tb <= '0';
                        when 12 => address_tb <="1110001"; we_tb
     <= '0'; p_select_tb <= '1'; -- READ CYCLE FROM RAM WITH ADDR</pre>
     CHANGE (wrong behaviour)
                        when 13=> p_en_tb <= '1';
79
                        when 14 => address_tb <="11111111";
80
                        when 15 => p_en_tb <= '0'; p_select_tb <= '0';
81
83
                        -- READ CYCLE FOLLOWING A WRITE CYCLE WITH
     ADDR CHANGE AND NO RESET OF VARIABLES (wrong behaviour)
```

```
when 17 => address_tb <="1110000"; in_tb <=
     "11111111100000000"; we_tb <= '1'; p_select_tb <= '1';
                       when 18 => p_en_tb <= '1';
86
                       when 19 => address_tb <="1110001";
87
                       when 20 => we_tb <= '0'; p_en_tb <= '0';
89
                       when 22 => sim_stop <= '0';
                       when others => null;
                   end case;
92
                   t := t+1;
93
              end if:
      end process;
96 end architecture;
 6.3 Wrapper
1 library IEEE;
2 use IEEE.std_logic_1164.all;
4 entity AMBA_Wrapper_tb_v2 is
      end entity;
7 architecture testbench of AMBA_Wrapper_tb_v2 is
      constant DATA_WIDTH_tb :natural :=16;
      constant ADDR_WIDTH_tb :natural := 7;
1.0
      constant T_CLK : time := 10 ns;
      constant T_RESET : time := 25 ns;
12
      signal clk_tb : std_logic := '0';
      signal arstn_tb : std_logic := '0';
      signal address_tb : std_logic_vector(ADDR_WIDTH_tb-1 downto
    0) := (others => '1');
      signal in_tb : std_logic_vector (DATA_WIDTH_tb-1 downto 0)
     := (others => '0');
      signal out_tb : std_logic_vector (DATA_WIDTH_tb-1 downto 0);
      signal p_en_tb : std_logic := '0';
      signal p_select_tb : std_logic := '0';
      signal we_tb :std_logic := '0';
21
      signal sim_stop : std_logic := '1';
22
23
      component apb_wrapper_sync_RAM is
          generic(
              DATA_WIDTH_WRAPPER :natural := 16;
              ADDR_WIDTH_WRAPPER : natural := 7
        );
29
        port (
3.0
          w_addr
                       : in
                             std_logic_vector(ADDR_WIDTH_WRAPPER-1
    downto 0);
          w_rdata
                       : out std_logic_vector(DATA_WIDTH_WRAPPER-1
```

```
downto 0);
           w_wdata
                       : in std_logic_vector(DATA_WIDTH_WRAPPER-1
33
     downto 0);
          w_enable
                       : in std_logic;
34
                       : in std_logic;
          w_write
          w_sel
                       : in std_logic;
          w_clk
                        : in std_logic;
          w_rst
                       : in std_logic
        );
      end component;
4.0
41
  begin
42
      clk_tb <= not(clk_tb) and sim_stop after T_CLK/2;</pre>
      arstn_tb <= '1' after T_RESET;</pre>
      WRAPPER: apb_wrapper_sync_RAM
46
          generic map(
               DATA_WIDTH_WRAPPER =>DATA_WIDTH_tb,
4.8
               ADDR_WIDTH_WRAPPER => ADDR_WIDTH_tb
          )
50
          port map (
               w_addr=>address_tb,
               w_rdata=>out_tb,
               w_wdata=>in_tb,
55
               w_enable => p_en_tb,
               w_write => we_tb,
               w_sel => p_select_tb ,
               w_clk => clk_tb,
               w_rst => arstn_tb
60
          );
61
62
      STIMULI : process(clk_tb, arstn_tb)
          variable t : integer := 0;
      begin
           if arstn_tb = '0' then
               t := 0;
67
               elsif rising_edge(clk_tb) then
68
                   case(t) is
6.9
                        when 2 => address_tb <="1110001"; in_tb <=
     "0000000111111111"; we_tb <= '1'; p_select_tb <= '1'; -- WRITE
     CYCLE
                        when 3 => p_en_tb <= '1';
                        when 4 => p_en_tb <= '0'; p_select_tb <= '0';
72
                        when 7 => we_tb <= '0'; p_select_tb <= '1'; --
     READ CYCLE FROM RAM
                        when 8 => p_en_tb <= '1';
                        when 9 => p_en_tb <= '0';
```

77

```
when 12 => address_tb <= "0000001";
     p_select_tb <= '0'; -- READ CYCLE FROM ROM</pre>
                        when 13 => p_en_tb <= '1';
79
                        when 14 => p_en_tb <= '0';
80
81
                        when 16 => address_tb <="1110101"; in_tb <=
82
     "111111111111111"; we_tb <= '1'; p_select_tb <= '0'; -- WRITE IN
     ROM (wrong behaviour)
                        when 17 => p_en_tb <= '1';
83
                        when 18 => p_en_tb <= '0';
84
85
                        when 20 => we_tb <= '0'; p_select_tb <= '1'; --
86
     READ CYCLE FROM RAM
                        when 21 => p_en_tb <= '1';
                        when 22 => p_en_tb <= '0';
89
                        when 23 =   address tb <= "1110001";
90
91
                        when 25 => we_tb <= '0'; p_select_tb <= '1'; --
92
     READ CYCLE FROM RAM WITH ADDR CHANGE (wrong behaviour)
                        when 26 => p_en_tb <= '1';
                        when 27 => address_tb <="1110101";
                        when 28 => p_en_tb <= '0';
95
96
97
                        -- READ CYCLE FOLLOWING A WRITE CYCLE WITH
     ADDR CHANGE AND NO RESET OF VARIABLES (wrong behaviour)
                        when 30 => address_tb <="1111000"; in_tb <=
     "11111111100000000"; we_tb <= '1'; p_select_tb <= '1';
                        when 31 => p_en_tb <= '1';
                        when 32 => address_tb <="1110001";
                        when 33 \Rightarrow we tb <= 0;
102
                        when 50 => sim_stop <= '0';
                        when others => null;
                    end case;
                    t := t+1;
                end if:
108
       end process;
110 end architecture;
```