-
15:34
(UTC +01:00)
Block or Report
Block or report ginty
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
Origen-SDK/origen
Origen-SDK/origen PublicThe Origen Semiconductor Developer's Kit core platform
-
Origen-SDK/origen_verilog
Origen-SDK/origen_verilog PublicVerilog parser and generator to interface Origen with the design/verification world
Ruby 1
-
Origen-SDK/origen_sim
Origen-SDK/origen_sim PublicPlugin to enable Origen patterns to be run in a dynamic Verilog simulation
-
Origen-SDK/ijtag
Origen-SDK/ijtag PublicOrigen interface/driver for the IEEE 1687 (IJTAG) standard
Ruby 4
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.