



# Arora V Hardened MIPI D-PHY

## 用户指南

UG296-1.0, 2023-05-08

版权所有 © 2023 广东高云半导体科技股份有限公司

**GOWIN高云**, Gowin、云源、高云均为广东高云半导体科技股份有限公司注册商标, 本手册中提到的其他任何商标, 其所有权利属其拥有者所有。未经本公司书面许可, 任何单位和个人都不得擅自摘抄、复制、翻译本文档内容的部分或全部, 并不得以任何形式传播。

## 免责声明

本文档并未授予任何知识产权的许可, 并未以明示或暗示, 或以禁止发言或其它方式授予任何知识产权许可。除高云半导体在其产品的销售条款和条件中声明的责任之外, 高云半导体概不承担任何法律或非法律责任。高云半导体对高云半导体产品的销售和 / 或使用不作任何明示或暗示的担保, 包括对产品的特定用途适用性、适销性或对任何专利权、版权或其它知识产权的侵权责任等, 均不作担保。高云半导体对文档中包含的文字、图片及其它内容的准确性和完整性不承担任何法律或非法律责任, 高云半导体保留修改文档中任何内容的权利, 恕不另行通知。高云半导体不承诺对这些文档进行适时的更新。

# Preliminary

## 版本信息

日期	版本	说明
2023/05/08	1.0	初始版本。

# 目录

目录 ..... i

图目录..... i

表目录..... i

**1 关于本手册 ..... 1**

    1.1 手册内容 ..... 1

    1.2 相关文档..... 1

    1.3 术语、缩略语 ..... 1

    1.4 技术支持与反馈..... 2

**2 概述 ..... 3**

    2.1 特性 ..... 3

    2.2 功能描述..... 4

        2.2.1 MIPI D-PHY RX ..... 4

        2.2.2 MIPI D-PHY TX..... 5

**3 MIPI D-PHY 原语 ..... 6**

    3.1 MIPI D-PHY ..... 6

        3.1.1 端口介绍..... 6

        3.1.2 参数介绍..... 13

        3.1.3 原语例化..... 14

    3.2 MIPI D-PHY RX ..... 23

**4 MIPI D-PHY 配置及调用..... 24**

    4.1 MIPI D-PHY RX 配置 ..... 24

    4.2 MIPI D-PHY RX 生成文件..... 25

**附录 A MIPI D-PHY 速率表..... 26**

图目录

图 2-1 MIPI D-PHY RX 结构示意图 ..... 4

图 2-1 MIPI D-PHY TX 结构示意图 ..... 5

图 4-1 MIPI D-PHY RX 配置页面 ..... 24

表目录

表 1-1 术语、缩略语 ..... 1

表 3-1 MIPI D-PHY 端口介绍 ..... 6

表 3-2 MIPI D-PHY 参数介绍 ..... 13

表 A-1 MIPI D-PHY 速率 (晨熙® (Arora)家族)..... 27

# 1 关于本手册

## 1.1 手册内容

Arora V MIPI D-PHY 用户指南主要包括功能特点、端口描述、配置调用等。主要用于帮助用户快速了解 Arora V MIPI D-PHY 的特性及使用方法。

## 1.2 相关文档

通过登录高云半导体网站 [www.gowinsemi.com.cn](http://www.gowinsemi.com.cn) 可以下载、查看以下相关文档：

- [DS981, GW5AT 系列 FPGA 产品数据手册](#)
- [DS1103, GW5A 系列 FPGA 产品数据手册](#)
- [DS1104, GW5AST 系列 FPGA 产品数据手册](#)

## 1.3 术语、缩略语

表 1-1 中列出了本手册中出现的相关术语、缩略语及相关释义。

表 1-1 术语、缩略语

术语、缩略语	全称	含义
CSI	Camera Serial Interface	串行摄像头接口
DSI	Display Serial Interface	串行显示接口
HS	High Speed	高速
I/O	Input/output	输入/输出
LP	Low Power	低功耗
MIPI	Mobile Industry Processor Interface	移动行业处理器接口

## 1.4 技术支持与反馈

高云半导体提供全方位技术支持，在使用过程中如有任何疑问或建议，可直接与公司联系：

网址： [www.gowinsemi.com.cn](http://www.gowinsemi.com.cn)

E-mail: [support@gowinsemi.com](mailto:support@gowinsemi.com)

Tel: +86 755 8262 0391



# 2 概述

Arora V 器件包含硬核 MIPI D-PHY RX、MIPI D-PHY TX<sup>[1]</sup>，支持标准《MIPI Alliance Standard for D-PHY Specification》，版本 2.1。该 D-PHY 适用于串行显示接口（Display Serial Interface, DSI）和串行摄像头接口（Camera Serial Interface, CSI-2）。

注！

[1]目前高云 138K 器件仅支持 MIPI D-PHY RX，25K 器件支持 MIPI D-PHY RX 及 MIPI D-PHY TX。

## 2.1 特性

MIPI D-PHY 主要特性如下：


- 支持单向高速(HS, High-speed)模式，单通道数据速率最高可达 2.5 Gbps，单组最高支持 10 Gbps（4 路数据通道），单芯片支持最高 20 Gbps（8 路数据通道）。
- 最多支持 2 组 MIPI D-PHY，每组最多 4 个数据通道和一个时钟通道。
- 支持双向低功耗(LP, Low-power)操作模式，数据传输速率为 10 Mbps。
- 支持高速同步，通道内位对齐和通道间字对齐。
- 支持 MIPI D-PHY 1:8 模式与 1:16 模式。
- 支持 MIPI DSI 和 MIPI CSI-2 链路层。
- 专用 MIPI Bank 支持硬核 MIPI D-PHY。
- GW5AT-138 器件支持 2 组 MIPI D-PHY RX；
- GW5A-25 器件支持 1 组 MIPI D-PHY，RX 和 TX 可配。

## 2.2 功能描述

### 2.2.1 MIPI D-PHY RX

MIPI D-PHY RX 主要包含 HS/LP IO, 1:8/1:16 Gearbox 及 Aligner 三部分, 结构示意图如图 2-1 所示。

图 2-1 MIPI D-PHY RX 结构示意图



#### HS/LP I/O

支持 ODT 动态切换, 支持 LP TX/RX, HS RX 动态切换。

#### 1:8/1:16 Gearbox

支持 8 bits 或者 16 bits 位宽模式, 可以通过 HS\_8BIT\_MODE 配置

#### Note!

MIPI\_DPHY\_RX 端口介绍请参考 3 MIPI D-PHY 原语 > 端口介绍。

#### Aligner

支持 Word align 和 Lane align, 都通过 MIPI\_DPHY\_RX 端口 WALIGN\_BY 和 LALIGN\_EN 配置是否使能。其中 Word align 的 key 可以用户自定义 (ALIGN\_BYTE), 且支持 2 bytes 和 3 bytes 模式, 通过 MIPI\_DPHY\_RX 端口 ONE\_BYTE0\_MATCH 配置。


#### Note!

MIPI\_DPHY\_RX 端口介绍请参考 3 MIPI D-PHY 原语 > 端口介绍。

## 2.2.2 MIPI D-PHY TX

MIPI D-PHY TX 主要包含 HS/LP IO, 1:8/1:16 Gearbox 部分, 结构示意图如图 2-1 所示。

图 2-2 MIPI D-PHY TX 结构示意图



### HS/LP I/O

支持 LP TX/RX, HS TX 动态切换。

### 1:8/1:16 Gearbox

支持 8 bits 或者 16 bits 位宽模式, 可以通过 HS\_8BIT\_MODE 配置

#### Note!

MIPI\_DPHY\_TX 端口介绍请参考 3 MIPI D-PHY 原语 > 端口介绍。

# 3 MIPI D-PHY 原语

## 3.1 MIPI D-PHY

### 3.1.1 端口介绍

表 3-1 MIPI D-PHY 端口介绍

端口	I/O	描述
<b>MIPI INTERFACE Signals</b>		
CK_N	inout	CK Lane Complement Input
CK_P	inout	CK Lane True Input
D0_N	inout	Data Lane 0 Complement Input
D0_P	inout	Data Lane 0 True Input
D1_N	inout	Data Lane 1 Complement Input
D1_P	inout	Data Lane 1 True Input
D2_N	inout	Data Lane 2 Complement Input
D2_P	inout	Data Lane 2 True Input
D3_N	inout	Data Lane 3 Complement Input
D3_P	inout	Data Lane 3 True Input
<b>RESET Signals</b>		
RESET	input	Reset signal: 1'b1: reset all;
RX_DRST_N	input	RX digital reset, active low
TX_DRST_N	input	TX digital reset, active low
PWRON_RX	input	HSRX Power On Control: <ul style="list-style-type: none"><li>● 1'b1: HSRX on</li><li>● 1'b0: HSRX off to standby in low power state</li></ul>
PWRON_TX	input	HSTX Power On Control:

端口	I/O	描述
		<ul style="list-style-type: none"> <li>1'b1: HSTX on</li> <li>1'b0: HSTX off to standby in low power state</li> </ul>
HSRX_STOP	input	HSRX Clock Stop Signal for synchronization
WALIGN_DVLD	input	word aligner input data valid from the fabric
<b>CLK Signals</b>		
CK0	input	HSTX: ck0
CK90	input	HSTX: ck90
CK180	input	HSTX: ck180
CK270	input	HSTX: ck270
RX_CLK_O	output	HSRX output 1X clock, max 93.75MHz@1.5Gbps
TX_CLK_O	output	HSTX output 1X clock, max 93.75MHz@1.5Gbps
RX_CLK_1X	input	1X clock from fabric, max 93.75MHz@1.5Gbps
TX_CLK_1X	input	1X clock from fabric, max 93.75MHz@1.5Gbps
<b>HSRX Signals</b>		
D0LN_HSRXD	output	data lane0 HS data output to fabric 1:8 Mode: Data Width=8 1:16Mode: Data Width=16
D1LN_HSRXD	output	data lane1 HS data output to fabric 1:8 Mode: Data Width=8 1:16Mode: Data Width=16
D2LN_HSRXD	output	data lane2 HS data output to fabric 1:8 Mode: Data Width=8 1:16Mode: Data Width=16
D3LN_HSRXD	output	data lane3 HS data output to fabric 1:8 Mode: Data Width=8 1:16Mode: Data Width=16
D0LN_HSRXD_VLD	output	data lane0 HS data output valid to fabric
D1LN_HSRXD_VLD	output	data lane1 HS data output valid to fabric
D2LN_HSRXD_VLD	output	data lane2 HS data output valid to fabric
D3LN_HSRXD_VLD	output	data lane3 HS data output valid to fabric
HSRX_EN_CK	input	CK Lane: 1'b1 HSRX enabled
HSRX_EN_D0	input	Data Lane0: <ul style="list-style-type: none"> <li>1'b1: HSRX enabled</li> <li>1'b0: HSRX disabled</li> </ul>
HSRX_EN_D1	input	Data Lane1:

端口	I/O	描述
		<ul style="list-style-type: none"> <li>● 1'b1: HSRX enabled</li> <li>● 1'b0: HSRX disabled</li> </ul>
HSRX_EN_D2	input	Data Lane2: <ul style="list-style-type: none"> <li>● 1'b1: HSRX enabled</li> <li>● 1'b0: HSRX disabled</li> </ul>
HSRX_EN_D3	input	Data Lane3: <ul style="list-style-type: none"> <li>● 1'b1: HSRX enabled</li> <li>● 1'b0: HSRX disabled</li> </ul>
HSRX_ODTEN_CK	input	CK HSRX ODT enabled: <ul style="list-style-type: none"> <li>● 1'b1 ODT enabled</li> <li>● 1'b0 ODT disabled</li> </ul>
HSRX_ODTEN_D0	input	Data Lane0 HSRX ODT enabled: <ul style="list-style-type: none"> <li>● 1'b1 ODT enabled</li> <li>● 1'b0 ODT disabled</li> </ul>
HSRX_ODTEN_D1	input	Data Lane1 HSRX ODT enabled: <ul style="list-style-type: none"> <li>● 1'b1 ODT enabled</li> <li>● 1'b0 ODT disabled</li> </ul>
HSRX_ODTEN_D2	input	Data Lane2 HSRX ODT enabled: <ul style="list-style-type: none"> <li>● 1'b1 ODT enabled</li> <li>● 1'b0 ODT disabled</li> </ul>
HSRX_ODTEN_D3	input	Data Lane3 HSRX ODT enabled: <ul style="list-style-type: none"> <li>● 1'b1 ODT enabled</li> <li>● 1'b0 ODT disabled</li> </ul>
D0LN_HSRX_DREN	input	Data Lane0 HSRX driver enabled: <ul style="list-style-type: none"> <li>● 1'b1 driver enabled</li> <li>● 1'b0 driver disabled</li> </ul>
D1LN_HSRX_DREN	input	Data Lane1 HSRX driver enabled: <ul style="list-style-type: none"> <li>● 1'b1 driver enabled</li> <li>● 1'b0 driver disabled</li> </ul>
D2LN_HSRX_DREN	input	Data Lane2 HSRX driver enabled: <ul style="list-style-type: none"> <li>● 1'b1 driver enabled</li> <li>● 1'b0 driver disabled</li> </ul>
D3LN_HSRX_DREN	input	Data Lane3 HSRX driver enabled <ul style="list-style-type: none"> <li>● 1'b1 driver enabled</li> <li>● 1'b0 driver disabled</li> </ul>
HSRX_DLYDIR_LANE0	input	Data Lane0: Direction for HSRX Deskew Delay

端口	I/O	描述
		Control: 0 Count Up; 1 Count Down;
HSRX_DLYDIR_LANE1	input	Data Lane1: Direction for HSRX Deskew Delay Contr Data Lane0: Direction for HSRX Deskew
HSRX_DLYDIR_LANE2	input	Data Lane2: Direction for HSRX Deskew Delay Control: 0 Count Up; 1 Count Down;
HSRX_DLYDIR_LANE3	input	Data Lane3: Direction for HSRX Deskew Delay Control: 0 Count Up; 1 Count Down;
HSRX_DLYDIR_LANECK	input	CK Lane: Direction for HSRX Deskew Delay Control: 0 Count Up; 1 Count Down
HSRX_DLYLDN_LANE0	input	Data Lane0: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load
HSRX_DLYLDN_LANE1	input	Data Lane1: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load
HSRX_DLYLDN_LANE2	input	Data Lane2: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load
HSRX_DLYLDN_LANE3	input	Data Lane3: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load
HSRX_DLYLDN_LANECK	input	CK Lane: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load;
HSRX_DLYMV_LANE0	input	Data Lane0: enable HSRX Deskew Delay Control to count: 1'b1 move
HSRX_DLYMV_LANE0	input	Data Lane1: enable HSRX Deskew Delay Control to count: 1'b1 move
HSRX_DLYMV_LANE0	input	Data Lane2: enable HSRX Deskew Delay Control to count: 1'b1 move
HSRX_DLYMV_LANE0	input	Data Lane3: enable HSRX Deskew Delay Control to count: 1'b1 move
HSRX_DLYMV_LANECK	input	CK Lane: enable HSRX Deskew Delay Control to count: 1'b1 move
D0LN_DESKEW_DONE	output	D0ln_deskew_done
D1LN_DESKEW_DONE	output	D1ln_deskew_done
D2LN_DESKEW_DONE	output	D2ln_deskew_done
D3LN_DESKEW_DONE	output	D3ln_deskew_done
D0LN_DESKEW_ERROR	output	D0ln_deskew_error
D1LN_DESKEW_ERROR	output	D1ln_deskew_error
D2LN_DESKEW_ERROR	output	D2ln_deskew_error

端口	I/O	描述
D3LN_DESKEW_ERROR	output	D3ln_deskew_error
D0LN_DESKEW_REQ	input	D0lane deskew function request
D1LN_DESKEW_REQ	input	D1lane deskew function request
D2LN_DESKEW_REQ	input	D2lane deskew function request
D3LN_DESKEW_REQ	input	D3lane deskew function request
<b>HSTX Signals</b>		
CKLN_HSTXD	input	CK lane0 HS data input from fabric 1:8 Mode: Data Width=8 1:16Mode: Data Width=16
D0LN_HSTXD	input	data lane0 HS data input from fabric 1:8 Mode: Data Width=8 1:16Mode: Data Width=16
D1LN_HSTXD	input	data lane1 HS data input from fabric 1:8 Mode: Data Width=8 1:16Mode: Data Width=16
D2LN_HSTXD	input	data lane2 HS data input from fabric 1:8 Mode: Data Width=8 1:16Mode: Data Width=16
D3LN_HSTXD	input	data lane3 HS data input from fabric 1:8 Mode: Data Width=8 1:16Mode: Data Width=16
HSTXD_VLD	input	HS_TX Data Valid input from fabric
HSTXEN_LNCK	input	CK Lane0: <ul style="list-style-type: none"> <li>● 1'b1: HSTX enabled</li> <li>● 1'b0: HSTX disabled</li> </ul>
HSTXEN_LN0	input	Data Lane0: <ul style="list-style-type: none"> <li>● 1'b1: HSTX enabled</li> <li>● 1'b0: HSTX disabled</li> </ul>
HSTXEN_LN1	input	Data Lane1: <ul style="list-style-type: none"> <li>● 1'b1: HSTX enabled</li> <li>● 1'b0: HSTX disabled</li> </ul>
HSTXEN_LN2	input	Data Lane2: <ul style="list-style-type: none"> <li>● 1'b1: HSTX enabled</li> <li>● 1'b0: HSTX disabled</li> </ul>
HSTXEN_LN3	input	Data Lane3: <ul style="list-style-type: none"> <li>● 1'b1: HSTX enabled</li> </ul>



端口	I/O	描述
		<ul style="list-style-type: none"> <li>1'b0: HSTX disabled</li> </ul>
TXDPEN_LN0	input	txdpen_ln0, 1'b1 enabled
TXDPEN_LN1	input	txdpen_ln1, 1'b1 enabled
TXDPEN_LN2	input	txdpen_ln2, 1'b1 enabled
TXDPEN_LN3	input	txdpen_ln3, 1'b1 enabled
TXDPEN_LNCK	input	txdpen_lnc, 1'b1 enabled
TXHCLK_EN	input	txhclk_en, 1'b1 enabled
<b>LPRX Signals</b>		
DI_LPRX0_N	output	Data Lane0 Complement Pad LPRX input
DI_LPRX0_P	output	Data Lane0 True Pad LPRX input
DI_LPRX1_N	output	Data Lane1 Complement Pad LPRX input
DI_LPRX1_P	output	Data Lane1 True Pad LPRX input
DI_LPRX2_N	output	Data Lane2 Complement Pad LPRX input
DI_LPRX2_P	output	Data Lane2 True Pad LPRX input
DI_LPRX3_N	output	Data Lane3 Complement Pad LPRX input
DI_LPRX3_P	output	Data Lane3 True Pad LPRX input
DI_LPRXCK_N	output	CK Lane Complement Pad LPRX input
DI_LPRXCK_P	output	CK Lane True Pad LPRX input
LPRX_EN_CK	input	CK Lane: 1'b1 LPRX enabled
LPRX_EN_D0	input	Data Lane0: <ul style="list-style-type: none"> <li>1'b1 LPRX enabled</li> <li>1'b0 LPRX disabled</li> </ul>
LPRX_EN_D1	input	Data Lane1: <ul style="list-style-type: none"> <li>1'b1 LPRX enabled</li> <li>1'b0 LPRX disabled</li> </ul>
LPRX_EN_D2	input	Data Lane2: <ul style="list-style-type: none"> <li>1'b1 LPRX enabled</li> <li>1'b0 LPRX disabled</li> </ul>
LPRX_EN_D3	input	Data Lane3: <ul style="list-style-type: none"> <li>1'b1 LPRX enabled</li> <li>1'b0 LPRX disabled</li> </ul>
<b>LPTX Signals</b>		
DO_LPTX0_N	input	Data Lane0 Complement Pad LPTX output
DO_LPTX0_P	input	Data Lane0 True Pad LPTX output

端口	I/O	描述
DO_LPTX1_N	input	Data Lane1 Complement Pad LPTX output
DO_LPTX1_P	input	Data Lane1 True Pad LPTX output
DO_LPTX2_N	input	Data Lane2 Complement Pad LPTX output
DO_LPTX2_P	input	Data Lane2 True Pad LPTX output
DO_LPTX3_N	input	Data Lane3 Complement Pad LPTX output
DO_LPTX3_P	input	Data Lane3 True Pad LPTX output
DO_LPTXCK_N	input	CK Lane Complement Pad LPTX output
DO_LPTXCK_P	input	CK Lane True Pad LPTX output
LPTXEN_LNCK	input	CK Lane: 1'b1 LPTX enabled
LPTXEN_LN0	input	Data Lane0: 1'b1 LPTX enabled
LPTXEN_LN1	input	Data Lane1: 1'b1 LPTX enabled
LPTXEN_LN2	input	Data Lane2: 1'b1 LPTX enabled
LPTXEN_LN3	input	Data Lane3: 1'b1 LPTX enabled
<b>ALP Signals</b>		
ALPEDO_LANE0	output	ALP Mode: Data Lane0 output
ALPEDO_LANE1	output	ALP Mode: Data Lane1 output
ALPEDO_LANE2	output	ALP Mode: Data Lane2 output
ALPEDO_LANE3	output	ALP Mode: Data Lane3 output
ALPEDO_LANECK	output	ALP Mode: CK Lane output
ALP_EDEN_LANE0	input	ALP Mode: alp_eden_lane0
ALP_EDEN_LANE1	input	ALP Mode: alp_eden_lane1
ALP_EDEN_LANE2	input	ALP Mode: alp_eden_lane2
ALP_EDEN_LANE3	input	ALP Mode: alp_eden_lane3
ALP_EDEN_LANECK	input	ALP Mode: alp_eden_laneck
ALPEN_LN0	input	ALP Mode: 1'b1, Lane0 enabled
ALPEN_LN1	input	ALP Mode: 1'b1, Lane1 enabled
ALPEN_LN2	input	ALP Mode: 1'b1, Lane2 enabled
ALPEN_LN3	input	ALP Mode: 1'b1, Lane3 enabled
ALPEN_LNCK	input	ALP Mode: 1'b1, CK lane enabled
MRDATA[7:0]	output	mrdata
MA_INC	input	ma_inc
MCLK	input	mclk
MOPCODE	input	mopcode

端口	I/O	描述
MWDATA [7:0]	input	mwdata

### 3.1.2 参数介绍

表 3-2 MIPI D-PHY 参数介绍

参数	默认	描述
RX_ALIGN_BYTE	8'b10111000	KEY for word aligner and lane aligner
RX_BYTE_LITTLE_ENDIAN	1'b1	1'b1: Littlendian
RX_CLK_1X_SYNC_SEL	1'b0	Select clock source for HS lane output data: <ul style="list-style-type: none"> <li>0: select fabric input clock rx_clk_1x</li> <li>1: select output clock rx_clk_o</li> </ul>
RX_HS_8BIT_MODE	1'b0	1'b1:8bit mode; 1'b0:16bit mode
RX_INVERT	1'b0	data polarity selection:1'b1 invert
RX_LANE_ALIGN_EN	1'b0	1'b1:lane aligner enable
RX_ONE_BYTE0_MATCH	1'b0	byte count match in word aligner
RX_RD_START_DEPTH	5'b00001	
RX_SYNC_MODE	1'b0	
RX_WORD_ALIGN_BYPASS	1'b0	
RX_WORD_ALIGN_DATA_VLD_SRC_SEL	1'b0	
RX_WORD_LITTLE_ENDIAN	1'b1	1'b1: little endian of dual word( 8bit/word). Not used in 8bit data output mode
TX_BYPASS_MODE	1'b0	
TX_BYTECLK_SYNC_MODE	1'b0	
TX_HS_8BIT_MODE	1'b0	1'b1:8bit mode; 1'b0:16bit mode
TX_OCLK_USE_CIBCLK	1'b0	
TX_RD_START_DEPTH	5'b00001	
TX_SYNC_MODE	1'b0	
TX_WORD_LITTLE_ENDIAN	1'b1	1'b1: little endian of dual word( 8bit/word). Not used in 8bit data output mode

### 3.1.3 原语例化

**Verilog 例化:**

```

MIPI_DPHY mipi_dhpy_inst (
    .ALPEDO_LANE0(alpedo_lane0),
    .ALPEDO_LANE1(alpedo_lane1),
    .ALPEDO_LANE2(alpedo_lane2),
    .ALPEDO_LANE3(alpedo_lane3),
    .ALPEDO_LANECK(alpedo_laneck),
    .RX_CLK_O(rx_clk_o),
    .TX_CLK_O(tx_clk_o),
    .D0LN_DESKEW_DONE(d0ln_deskew_done),
    .D1LN_DESKEW_DONE(d1ln_deskew_done),
    .D2LN_DESKEW_DONE(d2ln_deskew_done),
    .D3LN_DESKEW_DONE(d3ln_deskew_done),
    .D0LN_DESKEW_ERROR(d0ln_deskew_error),
    .D1LN_DESKEW_ERROR(d1ln_deskew_error),
    .D2LN_DESKEW_ERROR(d2ln_deskew_error),
    .D3LN_DESKEW_ERROR(d3ln_deskew_error),
    .D0LN_HSRXD(d0ln_hsrxd),
    .D1LN_HSRXD(d1ln_hsrxd),
    .D2LN_HSRXD(d2ln_hsrxd),
    .D3LN_HSRXD(d3ln_hsrxd),
    .D0LN_HSRXD_VLD(d0ln_hsrxd_vld),
    .D1LN_HSRXD_VLD(d1ln_hsrxd_vld),
    .D2LN_HSRXD_VLD(d2ln_hsrxd_vld),
    .D3LN_HSRXD_VLD(d3ln_hsrxd_vld),
    .DI_LPRX0_N(di_lprx0_n),
    .DI_LPRX0_P(di_lprx0_p),
    .DI_LPRX1_N(di_lprx1_n),
    .DI_LPRX1_P(di_lprx1_p),
    .DI_LPRX2_N(di_lprx2_n),
    .DI_LPRX2_P(di_lprx2_p),
    .DI_LPRX3_N(di_lprx3_n),
    .DI_LPRX3_P(di_lprx3_p),
    .DI_LPRXCK_N(di_lprxck_n),
    .DI_LPRXCK_P(di_lprxck_p),
    .MRDATA(mrdata),
    .CK_N(ck_n),
    .CK_P(ck_p),
    .D0_N(d0_n),
    .D0_P(d0_p),
    .D1_N(d1_n),
    .D1_P(d1_p),

```

.D2\_N(d2\_n),  
.D2\_P(d2\_p),  
.D3\_N(d3\_n),  
.D3\_P(d3\_p),  
.ALP\_EDEN\_LANE0(alp\_eden\_lane0),  
.ALP\_EDEN\_LANE1(alp\_eden\_lane1),  
.ALP\_EDEN\_LANE2(alp\_eden\_lane2),  
.ALP\_EDEN\_LANE3(alp\_eden\_lane3),  
.ALP\_EDEN\_LANECK(alp\_eden\_laneck),  
.ALPEN\_LN0(alpen\_ln0),  
.ALPEN\_LN1(alpen\_ln1),  
.ALPEN\_LN2(alpen\_ln2),  
.ALPEN\_LN3(alpen\_ln3),  
.ALPEN\_LNCK(alpen\_lnck),  
.HSRX\_STOP(hsrx\_stop),  
.HSTXEN\_LN0(hstxen\_ln0),  
.HSTXEN\_LN1(hstxen\_ln1),  
.HSTXEN\_LN2(hstxen\_ln2),  
.HSTXEN\_LN3(hstxen\_ln3),  
.HSTXEN\_LNCK(hstxen\_lnck),  
.LPTXEN\_LN0(lptxen\_ln0),  
.LPTXEN\_LN1(lptxen\_ln1),  
.LPTXEN\_LN2(lptxen\_ln2),  
.LPTXEN\_LN3(lptxen\_ln3),  
.LPTXEN\_LNCK(lptxen\_lnck),  
.PWRON\_RX(pwron\_rx),  
.PWRON\_TX(pwron\_tx),  
.RESET(reset),  
.RX\_CLK\_1X(rx\_clk\_1x),  
.TX\_CLK\_1X(tx\_clk\_1x),  
.TXDPEN\_LN0(txdpenn0),  
.TXDPEN\_LN1(txdpenn1),  
.TXDPEN\_LN2(txdpenn2),  
.TXDPEN\_LN3(txdpenn3),  
.TXDPEN\_LNCK(txdpennck),  
.TXHCLK\_EN(txhclk\_en),  
.CKLN\_HSTXD(ckln\_hstxd),  
.D0LN\_HSTXD(d0ln\_hstxd),  
.D1LN\_HSTXD(d1ln\_hstxd),  
.D2LN\_HSTXD(d2ln\_hstxd),  
.D3LN\_HSTXD(d3ln\_hstxd),  
.HSTXD\_VLD(hstxd\_vld),  
.CK0(ck0),  
.CK90(ck90),

.CK180(ck180),  
.CK270(ck270),  
.D0LN\_DESKEW\_REQ(d0ln\_deskew\_req),  
.D1LN\_DESKEW\_REQ(d1ln\_deskew\_req),  
.D2LN\_DESKEW\_REQ(d2ln\_deskew\_req),  
.D3LN\_DESKEW\_REQ(d3ln\_deskew\_req),  
.D0LN\_HSRX\_DREN(d0ln\_hsrx\_dren),  
.D1LN\_HSRX\_DREN(d1ln\_hsrx\_dren),  
.D2LN\_HSRX\_DREN(d2ln\_hsrx\_dren),  
.D3LN\_HSRX\_DREN(d3ln\_hsrx\_dren),  
.DO\_LPTX0\_N(do\_lptx0\_n),  
.DO\_LPTX0\_P(do\_lptx0\_p),  
.DO\_LPTX1\_N(do\_lptx1\_n),  
.DO\_LPTX1\_P(do\_lptx1\_p),  
.DO\_LPTX2\_N(do\_lptx2\_n),  
.DO\_LPTX2\_P(do\_lptx2\_p),  
.DO\_LPTX3\_N(do\_lptx3\_n),  
.DO\_LPTX3\_P(do\_lptx3\_p),  
.DO\_LPTXCK\_N(do\_lptxck\_n),  
.DO\_LPTXCK\_P(do\_lptxck\_p),  
.HSRX\_DLYDIR\_LANE0(hsrx\_dlydir\_lane0),  
.HSRX\_DLYDIR\_LANE1(hsrx\_dlydir\_lane1),  
.HSRX\_DLYDIR\_LANE2(hsrx\_dlydir\_lane2),  
.HSRX\_DLYDIR\_LANE3(hsrx\_dlydir\_lane3),  
.HSRX\_DLYDIR\_LANECK(hsrx\_dlydir\_laneck),  
.HSRX\_DLYLDN\_LANE0(hsrx\_dlyldn\_lane0),  
.HSRX\_DLYLDN\_LANE1(hsrx\_dlyldn\_lane1),  
.HSRX\_DLYLDN\_LANE2(hsrx\_dlyldn\_lane2),  
.HSRX\_DLYLDN\_LANE3(hsrx\_dlyldn\_lane3),  
.HSRX\_DLYLDN\_LANECK(hsrx\_dlyldn\_laneck),  
.HSRX\_DLYMV\_LANE0(hsrx\_dlymv\_lane0),  
.HSRX\_DLYMV\_LANE1(hsrx\_dlymv\_lane1),  
.HSRX\_DLYMV\_LANE2(hsrx\_dlymv\_lane2),  
.HSRX\_DLYMV\_LANE3(hsrx\_dlymv\_lane3),  
.HSRX\_DLYMV\_LANECK(hsrx\_dlymv\_laneck),  
.HSRX\_EN\_CK(hsrx\_en\_ck),  
.HSRX\_EN\_D0(hsrx\_en\_d0),  
.HSRX\_EN\_D1(hsrx\_en\_d1),  
.HSRX\_EN\_D2(hsrx\_en\_d2),  
.HSRX\_EN\_D3(hsrx\_en\_d3),  
.HSRX\_ODTEN\_CK(hsrx\_odten\_ck),  
.HSRX\_ODTEN\_D0(hsrx\_odten\_d0),  
.HSRX\_ODTEN\_D1(hsrx\_odten\_d1),  
.HSRX\_ODTEN\_D2(hsrx\_odten\_d2),

```

        .HSRX_ODTEN_D3(hsrx_odten_d3),
        .LPRX_EN_CK(lprx_en_ck),
        .LPRX_EN_D0(lprx_en_d0),
        .LPRX_EN_D1(lprx_en_d1),
        .LPRX_EN_D2(lprx_en_d2),
        .LPRX_EN_D3(lprx_en_d3),
        .MA_INC(ma_inc),
        .MCLK(mclk),
        .MOPCODE(mopcode),
        .MWDATA(mwdata),
        .RX_DRST_N(rx_drst_n),
        .TX_DRST_N(tx_drst_n),
        .WALIGN_DVLD(walign_dvld)
    );

```

```

defparam mipi_dhpy_inst.TX_PLLCLK = "NONE";
defparam mipi_dhpy_inst.CKLN_DELAY_EN = 1'b0;
defparam mipi_dhpy_inst.CKLN_DELAY_OVR_VAL = 7'b0000000;
defparam mipi_dhpy_inst.D0LN_DELAY_EN = 1'b0;
defparam mipi_dhpy_inst.D0LN_DELAY_OVR_VAL = 7'b0000000;
defparam mipi_dhpy_inst.D0LN_DESKEW_BYPASS = 1'b0;
defparam mipi_dhpy_inst.D1LN_DELAY_EN = 1'b0;
defparam mipi_dhpy_inst.D1LN_DELAY_OVR_VAL = 7'b0000000;
defparam mipi_dhpy_inst.D1LN_DESKEW_BYPASS = 1'b0;
defparam mipi_dhpy_inst.D2LN_DELAY_EN = 1'b0;
defparam mipi_dhpy_inst.D2LN_DELAY_OVR_VAL = 7'b0000000;
defparam mipi_dhpy_inst.D2LN_DESKEW_BYPASS = 1'b0;
defparam mipi_dhpy_inst.D3LN_DELAY_EN = 1'b0;
defparam mipi_dhpy_inst.D3LN_DELAY_OVR_VAL = 7'b0000000;
defparam mipi_dhpy_inst.D3LN_DESKEW_BYPASS = 1'b0;
defparam mipi_dhpy_inst.DESKEW_EN_LOW_DELAY = 1'b0;
defparam mipi_dhpy_inst.DESKEW_EN_ONE_EDGE = 1'b0;
defparam mipi_dhpy_inst.DESKEW_FAST_LOOP_TIME = 4'b0000;
defparam mipi_dhpy_inst.DESKEW_FAST_MODE = 1'b0;
defparam mipi_dhpy_inst.DESKEW_HALF_OPENING = 6'b000000;
defparam mipi_dhpy_inst.DESKEW_LSB_MODE = 2'b00;
defparam mipi_dhpy_inst.DESKEW_M = 3'b000;
defparam mipi_dhpy_inst.DESKEW_M_TH = 13'b00000000000000;
defparam mipi_dhpy_inst.DESKEW_MAX_SETTING = 7'b0000000;
defparam mipi_dhpy_inst.DESKEW_ONE_CLK_EDGE_EN = 1'b0;
defparam mipi_dhpy_inst.DESKEW_RST_BYPASS = 1'b0;
defparam mipi_dhpy_inst.RX_ALIGN_BYTE = 8'b10111000;
defparam mipi_dhpy_inst.RX_BYTE_LITTLE_ENDIAN = 1'b1;
defparam mipi_dhpy_inst.RX_CLK_1X_SYNC_SEL = 1'b0;

```

```

defparam mipi_dhpy_inst.RX_HS_8BIT_MODE = 1'b0;
defparam mipi_dhpy_inst.RX_INVERT = 1'b0;
defparam mipi_dhpy_inst.RX_LANE_ALIGN_EN = 1'b0;
defparam mipi_dhpy_inst.RX_ONE_BYTE0_MATCH = 1'b0;
defparam mipi_dhpy_inst.RX_RD_START_DEPTH = 5'b00001;
defparam mipi_dhpy_inst.RX_SYNC_MODE = 1'b0;
defparam mipi_dhpy_inst.RX_WORD_ALIGN_BYPASS = 1'b0;
defparam mipi_dhpy_inst.RX_WORD_ALIGN_DATA_VLD_SRC_SEL
= 1'b0;
defparam mipi_dhpy_inst.RX_WORD_LITTLE_ENDIAN = 1'b1;
defparam mipi_dhpy_inst.TX_BYPASS_MODE = 1'b0;
defparam mipi_dhpy_inst.TX_BYTECLK_SYNC_MODE = 1'b0;
defparam mipi_dhpy_inst.TX_HS_8BIT_MODE = 1'b0;
defparam mipi_dhpy_inst.TX_OCLK_USE_CIBCLK = 1'b0;
defparam mipi_dhpy_inst.TX_RD_START_DEPTH = 5'b00001;
defparam mipi_dhpy_inst.TX_SYNC_MODE = 1'b0;
defparam mipi_dhpy_inst.TX_WORD_LITTLE_ENDIAN = 1'b1;
defparam mipi_dhpy_inst.EQ_CS_LANE0 = 3'b100;
defparam mipi_dhpy_inst.EQ_CS_LANE1 = 3'b100;
defparam mipi_dhpy_inst.EQ_CS_LANE2 = 3'b100;
defparam mipi_dhpy_inst.EQ_CS_LANE3 = 3'b100;
defparam mipi_dhpy_inst.EQ_CS_LANECK = 3'b100;
defparam mipi_dhpy_inst.EQ_RS_LANE0 = 3'b100;
defparam mipi_dhpy_inst.EQ_RS_LANE1 = 3'b100;
defparam mipi_dhpy_inst.EQ_RS_LANE2 = 3'b100;
defparam mipi_dhpy_inst.EQ_RS_LANE3 = 3'b100;
defparam mipi_dhpy_inst.EQ_RS_LANECK = 3'b100;
defparam mipi_dhpy_inst.HSCLK_LANE_LN0 = 1'b1;
defparam mipi_dhpy_inst.HSCLK_LANE_LN1 = 1'b1;
defparam mipi_dhpy_inst.HSCLK_LANE_LN2 = 1'b1;
defparam mipi_dhpy_inst.HSCLK_LANE_LN3 = 1'b1;
defparam mipi_dhpy_inst.HSCLK_LANE_LNCK = 1'b0;
defparam mipi_dhpy_inst.HSREG_EN_LN0 = 1'b0;
defparam mipi_dhpy_inst.HSREG_EN_LN1 = 1'b0;
defparam mipi_dhpy_inst.HSREG_EN_LN2 = 1'b0;
defparam mipi_dhpy_inst.HSREG_EN_LN3 = 1'b0;
defparam mipi_dhpy_inst.HSREG_EN_LNCK = 1'b0;
defparam mipi_dhpy_inst.LANE_DIV_SEL = 2'b00;
defparam mipi_dhpy_inst.ALP_ED_EN_LANE0 = 1'b1;
defparam mipi_dhpy_inst.ALP_ED_EN_LANE1 = 1'b1;
defparam mipi_dhpy_inst.ALP_ED_EN_LANE2 = 1'b1;
defparam mipi_dhpy_inst.ALP_ED_EN_LANE3 = 1'b1;
defparam mipi_dhpy_inst.ALP_ED_EN_LANECK = 1'b1;
defparam mipi_dhpy_inst.ALP_ED_TST_LANE0 = 1'b0;

```



```
defparam mipi_dhpy_inst.ALP_ED_TST_LANE1 = 1'b0;
defparam mipi_dhpy_inst.ALP_ED_TST_LANE2 = 1'b0;
defparam mipi_dhpy_inst.ALP_ED_TST_LANE3 = 1'b0;
defparam mipi_dhpy_inst.ALP_ED_TST_LANECK = 1'b0;
defparam mipi_dhpy_inst.ALP_EN_LN0 = 1'b0;
defparam mipi_dhpy_inst.ALP_EN_LN1 = 1'b0;
defparam mipi_dhpy_inst.ALP_EN_LN2 = 1'b0;
defparam mipi_dhpy_inst.ALP_EN_LN3 = 1'b0;
defparam mipi_dhpy_inst.ALP_EN_LNCK = 1'b0;
defparam mipi_dhpy_inst.ALP_HYS_EN_LANE0 = 1'b1;
defparam mipi_dhpy_inst.ALP_HYS_EN_LANE1 = 1'b1;
defparam mipi_dhpy_inst.ALP_HYS_EN_LANE2 = 1'b1;
defparam mipi_dhpy_inst.ALP_HYS_EN_LANE3 = 1'b1;
defparam mipi_dhpy_inst.ALP_HYS_EN_LANECK = 1'b1;
defparam mipi_dhpy_inst.ALP_TH_LANE0 = 4'b1000;
defparam mipi_dhpy_inst.ALP_TH_LANE1 = 4'b1000;
defparam mipi_dhpy_inst.ALP_TH_LANE2 = 4'b1000;
defparam mipi_dhpy_inst.ALP_TH_LANE3 = 4'b1000;
defparam mipi_dhpy_inst.ALP_TH_LANECK = 4'b1000;
defparam mipi_dhpy_inst.ANA_BYTECLK_PH = 2'b00;
defparam mipi_dhpy_inst.BIT_REVERSE_LN0 = 1'b0;
defparam mipi_dhpy_inst.BIT_REVERSE_LN1 = 1'b0;
defparam mipi_dhpy_inst.BIT_REVERSE_LN2 = 1'b0;
defparam mipi_dhpy_inst.BIT_REVERSE_LN3 = 1'b0;
defparam mipi_dhpy_inst.BIT_REVERSE_LNCK = 1'b0;
defparam mipi_dhpy_inst.BYPASS_TXHCLKEN = 1'b1;
defparam mipi_dhpy_inst.BYPASS_TXHCLKEN_SYNC = 1'b0;
defparam mipi_dhpy_inst.BYTE_CLK_POLAR = 1'b0;
defparam mipi_dhpy_inst.BYTE_REVERSE_LN0 = 1'b0;
defparam mipi_dhpy_inst.BYTE_REVERSE_LN1 = 1'b0;
defparam mipi_dhpy_inst.BYTE_REVERSE_LN2 = 1'b0;
defparam mipi_dhpy_inst.BYTE_REVERSE_LN3 = 1'b0;
defparam mipi_dhpy_inst.BYTE_REVERSE_LNCK = 1'b0;
defparam mipi_dhpy_inst.EN_CLKB1X = 1'b1;
defparam mipi_dhpy_inst.EQ_PBIAS_LANE0 = 4'b1000;
defparam mipi_dhpy_inst.EQ_PBIAS_LANE1 = 4'b1000;
defparam mipi_dhpy_inst.EQ_PBIAS_LANE2 = 4'b1000;
defparam mipi_dhpy_inst.EQ_PBIAS_LANE3 = 4'b1000;
defparam mipi_dhpy_inst.EQ_PBIAS_LANECK = 4'b1000;
defparam mipi_dhpy_inst.EQ_ZLD_LANE0 = 4'b1000;
defparam mipi_dhpy_inst.EQ_ZLD_LANE1 = 4'b1000;
defparam mipi_dhpy_inst.EQ_ZLD_LANE2 = 4'b1000;
defparam mipi_dhpy_inst.EQ_ZLD_LANE3 = 4'b1000;
defparam mipi_dhpy_inst.EQ_ZLD_LANECK = 4'b1000;
```

```
defparam mipi_dhpy_inst.HIGH_BW_LANE0 = 1'b1;
defparam mipi_dhpy_inst.HIGH_BW_LANE1 = 1'b1;
defparam mipi_dhpy_inst.HIGH_BW_LANE2 = 1'b1;
defparam mipi_dhpy_inst.HIGH_BW_LANE3 = 1'b1;
defparam mipi_dhpy_inst.HIGH_BW_LANECK = 1'b1;
defparam mipi_dhpy_inst.HSREG_VREF_CTL = 3'b100;
defparam mipi_dhpy_inst.HSREG_VREF_EN = 1'b0;
defparam mipi_dhpy_inst.HSRX_DLY_CTL_CK = 7'b0000000;
defparam mipi_dhpy_inst.HSRX_DLY_CTL_LANE0 = 7'b0000000;
defparam mipi_dhpy_inst.HSRX_DLY_CTL_LANE1 = 7'b0000000;
defparam mipi_dhpy_inst.HSRX_DLY_CTL_LANE2 = 7'b0000000;
defparam mipi_dhpy_inst.HSRX_DLY_CTL_LANE3 = 7'b0000000;
defparam mipi_dhpy_inst.HSRX_DLY_SEL_LANE0 = 1'b0;
defparam mipi_dhpy_inst.HSRX_DLY_SEL_LANE1 = 1'b0;
defparam mipi_dhpy_inst.HSRX_DLY_SEL_LANE2 = 1'b0;
defparam mipi_dhpy_inst.HSRX_DLY_SEL_LANE3 = 1'b0;
defparam mipi_dhpy_inst.HSRX_DLY_SEL_LANECK = 1'b0;
defparam mipi_dhpy_inst.HSRX_DUTY_LANE0 = 4'b1000;
defparam mipi_dhpy_inst.HSRX_DUTY_LANE1 = 4'b1000;
defparam mipi_dhpy_inst.HSRX_DUTY_LANE2 = 4'b1000;
defparam mipi_dhpy_inst.HSRX_DUTY_LANE3 = 4'b1000;
defparam mipi_dhpy_inst.HSRX_DUTY_LANECK = 4'b1000;
defparam mipi_dhpy_inst.HSRX_EN = 1'b1;
defparam mipi_dhpy_inst.HSRX_EQ_EN_LANE0 = 1'b1;
defparam mipi_dhpy_inst.HSRX_EQ_EN_LANE1 = 1'b1;
defparam mipi_dhpy_inst.HSRX_EQ_EN_LANE2 = 1'b1;
defparam mipi_dhpy_inst.HSRX_EQ_EN_LANE3 = 1'b1;
defparam mipi_dhpy_inst.HSRX_EQ_EN_LANECK = 1'b1;
defparam mipi_dhpy_inst.HSRX_IBIAS = 4'b0011;
defparam mipi_dhpy_inst.HSRX_IBIAS_TEST_EN = 1'b0;
defparam mipi_dhpy_inst.HSRX_IMARG_EN = 1'b1;
defparam mipi_dhpy_inst.HSRX_LANESSEL = 4'b1111;
defparam mipi_dhpy_inst.HSRX_LANESSEL_CK = 1'b1;
defparam mipi_dhpy_inst.HSRX_ODT_EN = 1'b1;
defparam mipi_dhpy_inst.HSRX_ODT_TST = 4'b0000;
defparam mipi_dhpy_inst.HSRX_ODT_TST_CK = 1'b0;
defparam mipi_dhpy_inst.HSRX_SEL = 4'b0000;
defparam mipi_dhpy_inst.HSRX_STOP_EN = 1'b0;
defparam mipi_dhpy_inst.HSRX_TST = 4'b0000;
defparam mipi_dhpy_inst.HSRX_TST_CK = 1'b0;
defparam mipi_dhpy_inst.HSRX_WAIT4EDGE = 1'b1;
defparam mipi_dhpy_inst.HSTX_EN_LN0 = 1'b0;
defparam mipi_dhpy_inst.HSTX_EN_LN1 = 1'b0;
defparam mipi_dhpy_inst.HSTX_EN_LN2 = 1'b0;
```

```
defparam mipi_dhpy_inst.HSTX_EN_LN3 = 1'b0;
defparam mipi_dhpy_inst.HSTX_EN_LNCK = 1'b0;
defparam mipi_dhpy_inst.HYST_NCTL = 2'b01;
defparam mipi_dhpy_inst.HYST_PCTL = 2'b01;
defparam mipi_dhpy_inst.IBIAS_TEST_EN = 1'b0;
defparam mipi_dhpy_inst.LB_CH_SEL = 1'b0;
defparam mipi_dhpy_inst.LB_EN_LN0 = 1'b0;
defparam mipi_dhpy_inst.LB_EN_LN1 = 1'b0;
defparam mipi_dhpy_inst.LB_EN_LN2 = 1'b0;
defparam mipi_dhpy_inst.LB_EN_LN3 = 1'b0;
defparam mipi_dhpy_inst.LB_EN_LNCK = 1'b0;
defparam mipi_dhpy_inst.LB_POLAR_LN0 = 1'b0;
defparam mipi_dhpy_inst.LB_POLAR_LN1 = 1'b0;
defparam mipi_dhpy_inst.LB_POLAR_LN2 = 1'b0;
defparam mipi_dhpy_inst.LB_POLAR_LN3 = 1'b0;
defparam mipi_dhpy_inst.LB_POLAR_LNCK = 1'b0;
defparam mipi_dhpy_inst.LOW_LPRX_VTH = 1'b0;
defparam mipi_dhpy_inst.LPBK_DATA2TO1 = 4'b0000;
defparam mipi_dhpy_inst.LPBK_DATA2TO1_CK = 1'b0;
defparam mipi_dhpy_inst.LPBK_EN = 1'b0;
defparam mipi_dhpy_inst.LPBK_SEL = 4'b0000;
defparam mipi_dhpy_inst.LPBKTST_EN = 4'b0000;
defparam mipi_dhpy_inst.LPBKTST_EN_CK = 1'b0;
defparam mipi_dhpy_inst.LPRX_EN = 1'b1;
defparam mipi_dhpy_inst.LPRX_TST = 4'b0000;
defparam mipi_dhpy_inst.LPRX_TST_CK = 1'b0;
defparam mipi_dhpy_inst.LPTX_DAT_POLAR_LN0 = 1'b0;
defparam mipi_dhpy_inst.LPTX_DAT_POLAR_LN1 = 1'b0;
defparam mipi_dhpy_inst.LPTX_DAT_POLAR_LN2 = 1'b0;
defparam mipi_dhpy_inst.LPTX_DAT_POLAR_LN3 = 1'b0;
defparam mipi_dhpy_inst.LPTX_DAT_POLAR_LNCK = 1'b0;
defparam mipi_dhpy_inst.LPTX_EN_LN0 = 1'b1;
defparam mipi_dhpy_inst.LPTX_EN_LN1 = 1'b1;
defparam mipi_dhpy_inst.LPTX_EN_LN2 = 1'b1;
defparam mipi_dhpy_inst.LPTX_EN_LN3 = 1'b1;
defparam mipi_dhpy_inst.LPTX_EN_LNCK = 1'b1;
defparam mipi_dhpy_inst.LPTX_NIMP_LN0 = 3'b100;
defparam mipi_dhpy_inst.LPTX_NIMP_LN1 = 3'b100;
defparam mipi_dhpy_inst.LPTX_NIMP_LN2 = 3'b100;
defparam mipi_dhpy_inst.LPTX_NIMP_LN3 = 3'b100;
defparam mipi_dhpy_inst.LPTX_NIMP_LNCK = 3'b100;
defparam mipi_dhpy_inst.LPTX_PIMP_LN0 = 3'b100;
defparam mipi_dhpy_inst.LPTX_PIMP_LN1 = 3'b100;
defparam mipi_dhpy_inst.LPTX_PIMP_LN2 = 3'b100;
```

```
defparam mipi_dhpy_inst.LPTX_PIMP_LN3 = 3'b100;
defparam mipi_dhpy_inst.LPTX_PIMP_LNCK = 3'b100;
defparam mipi_dhpy_inst.MIPI_PMA_DIS_N = 1'b1;
defparam mipi_dhpy_inst.PGA_BIAS_LANE0 = 4'b1000;
defparam mipi_dhpy_inst.PGA_BIAS_LANE1 = 4'b1000;
defparam mipi_dhpy_inst.PGA_BIAS_LANE2 = 4'b1000;
defparam mipi_dhpy_inst.PGA_BIAS_LANE3 = 4'b1000;
defparam mipi_dhpy_inst.PGA_BIAS_LANECK = 4'b1000;
defparam mipi_dhpy_inst.PGA_GAIN_LANE0 = 4'b1000;
defparam mipi_dhpy_inst.PGA_GAIN_LANE1 = 4'b1000;
defparam mipi_dhpy_inst.PGA_GAIN_LANE2 = 4'b1000;
defparam mipi_dhpy_inst.PGA_GAIN_LANE3 = 4'b1000;
defparam mipi_dhpy_inst.PGA_GAIN_LANECK = 4'b1000;
defparam mipi_dhpy_inst.RX_ODT_TRIM_LANE0 = 4'b1000;
defparam mipi_dhpy_inst.RX_ODT_TRIM_LANE1 = 4'b1000;
defparam mipi_dhpy_inst.RX_ODT_TRIM_LANE2 = 4'b1000;
defparam mipi_dhpy_inst.RX_ODT_TRIM_LANE3 = 4'b1000;
defparam mipi_dhpy_inst.RX_ODT_TRIM_LANECK = 4'b1000;
defparam mipi_dhpy_inst.SLEWN_CTL_LN0 = 4'b1111;
defparam mipi_dhpy_inst.SLEWN_CTL_LN1 = 4'b1111;
defparam mipi_dhpy_inst.SLEWN_CTL_LN2 = 4'b1111;
defparam mipi_dhpy_inst.SLEWN_CTL_LN3 = 4'b1111;
defparam mipi_dhpy_inst.SLEWN_CTL_LNCK = 4'b1111;
defparam mipi_dhpy_inst.SLEWP_CTL_LN0 = 4'b1111;
defparam mipi_dhpy_inst.SLEWP_CTL_LN1 = 4'b1111;
defparam mipi_dhpy_inst.SLEWP_CTL_LN2 = 4'b1111;
defparam mipi_dhpy_inst.SLEWP_CTL_LN3 = 4'b1111;
defparam mipi_dhpy_inst.SLEWP_CTL_LNCK = 4'b1111;
defparam mipi_dhpy_inst.STP_UNIT = 2'b11;
defparam mipi_dhpy_inst.TERMN_CTL_LN0 = 4'b1000;
defparam mipi_dhpy_inst.TERMN_CTL_LN1 = 4'b1000;
defparam mipi_dhpy_inst.TERMN_CTL_LN2 = 4'b1000;
defparam mipi_dhpy_inst.TERMN_CTL_LN3 = 4'b1000;
defparam mipi_dhpy_inst.TERMN_CTL_LNCK = 4'b1000;
defparam mipi_dhpy_inst.TERMP_CTL_LN0 = 4'b1000;
defparam mipi_dhpy_inst.TERMP_CTL_LN1 = 4'b1000;
defparam mipi_dhpy_inst.TERMP_CTL_LN2 = 4'b1000;
defparam mipi_dhpy_inst.TERMP_CTL_LN3 = 4'b1000;
defparam mipi_dhpy_inst.TERMP_CTL_LNCK = 4'b1000;
defparam mipi_dhpy_inst.TEST_EN_LN0 = 1'b0;
defparam mipi_dhpy_inst.TEST_EN_LN1 = 1'b0;
defparam mipi_dhpy_inst.TEST_EN_LN2 = 1'b0;
defparam mipi_dhpy_inst.TEST_EN_LN3 = 1'b0;
defparam mipi_dhpy_inst.TEST_EN_LNCK = 1'b0;
```

```
defparam mipi_dhpy_inst.TEST_N_IMP_LN0 = 1'b0;  
defparam mipi_dhpy_inst.TEST_N_IMP_LN1 = 1'b0;  
defparam mipi_dhpy_inst.TEST_N_IMP_LN2 = 1'b0;  
defparam mipi_dhpy_inst.TEST_N_IMP_LN3 = 1'b0;  
defparam mipi_dhpy_inst.TEST_N_IMP_LNCK = 1'b0;  
defparam mipi_dhpy_inst.TEST_P_IMP_LN0 = 1'b0;  
defparam mipi_dhpy_inst.TEST_P_IMP_LN1 = 1'b0;  
defparam mipi_dhpy_inst.TEST_P_IMP_LN2 = 1'b0;  
defparam mipi_dhpy_inst.TEST_P_IMP_LN3 = 1'b0;  
defparam mipi_dhpy_inst.TEST_P_IMP_LNCK = 1'b0;  
defparam mipi_dhpy_inst.TXDP_EN_LN0 = 1'b1;  
defparam mipi_dhpy_inst.TXDP_EN_LN1 = 1'b1;  
defparam mipi_dhpy_inst.TXDP_EN_LN2 = 1'b1;  
defparam mipi_dhpy_inst.TXDP_EN_LN3 = 1'b1;  
defparam mipi_dhpy_inst.TXDP_EN_LNCK = 1'b1;
```

## 3.2 MIPI D-PHY RX

TBD


# 4 MIPI D-PHY 配置及调用

在高云半导体云源®软件界面菜单栏 **Tools** 下，可启动 IP Core Generator 工具，完成调用并配置 MIPI D-PHY。下面以 GW5A-25 MIPI D-PHY RX 为例介绍下。

## 4.1 MIPI D-PHY RX 配置

MIPI D-PHY RX 配置界面如图 4-1 所示。

图 4-1 MIPI D-PHY RX 配置页面



### 1. General 配置框

General 配置框用于配置产生的 IP 设计文件的相关信息。

- **Device:** 显示已配置的 Device 信息;
- **Part Number:** 显示已配置的 Part Number 信息;
- **Language:** 配置产生的 IP 设计文件的硬件描述语言。选择右侧下拉列表框, 选择目标语言, 支持 Verilog 和 VHDL;
- **Module Name:** 配置产生的 IP 设计文件的 module name。在右侧文本框可重新编辑模块名称。Module Name 不能与原语名称相同, 若相同, 则报出 Error 提示;
- **File Name:** 配置产生的 IP 设计文件的文件名。在右侧文本框可重新编辑文件名称;
- **Create In:** 配置产生的 IP 设计文件的目标路径。可在右侧文本框中重新编辑目标路径, 也可通过文本框右侧选择按钮选择目标路径。

## 2. Common

- **RX\_ENABLE:** 选择 MIPI D-PHY RX 或者 MIPI D-PHY TX;
- **Clock Enable:** 启用或禁用 clock lane;
- **Lane 0 Enable:** 启用或禁用 lane 0;
- **Lane 1 Enable:** 启用或禁用 lane 1;
- **Lane 2 Enable:** 启用或禁用 lane 2;
- **Lane 3 Enable:** 启用或禁用 lane 3。

## 3. 端口显示框

端口显示框图显示当前 IP Core 的配置结果示例框图, 如图 4-1 所示。

# 4.2 MIPI D-PHY RX 生成文件

MIPI D-PHY RX 窗口配置完成后, 产生以配置文件“File Name”命名的三个文件, 以默认配置为例进行介绍:

- IP 设计文件“gowin\_mipi\_dphy.v”为完整的 verilog 模块, 根据用户的 IP 配置, 产生实例化的 MIPI\_DPHY;
- IP 设计使用模板文件“gowin\_mipi\_dphy\_tmp.v”, 为用户提供 IP 设计使用模板文件;
- IP 配置文件: “gowin\_mipi\_dphy.ipc”, 用户可加载该文件对 IP 进行配置。

注!

如配置中选择的语言是 VHDL, 则产生的前两个文件名后缀为.vhd。

# 附录 **A** MIPI D-PHY 速率表



表 A-1 MIPI D-PHY 速率 (晨熙® (Arora)家族)

Resolution	Frame Rate (HZ)	Bits Per Pixel (Bits)	Total Data Rate (Mbps)	Lane Number	Per Lane Bit Rate (Mbps)	Recommended Gearing Ratio (1:N)	Per Lane Fabric Clock (MHz)
FHD 1920x1080p (2200x1125)	60	8	1188	2	594.0	8	74.25
		10	1485	2	742.5	8	92.81
		16	2376	2	1188.0	8	148.50
		18	2673	4	668.3	8	83.53
		24	3564	4	891.0	8	111.38
	120	8	2376	2	1188.0	8	148.50
		10	2970	4	742.5	8	92.81
		16	4752	4	1188.0	8	148.50
		18	5346	8	668.3	8	83.53
		24	7128	8	891.0	8	111.38
UHD 3840x2160p (4400x2250)	30	8	2376	4	594.0	8	74.25
		10	2970	4	742.5	8	92.81
		16	4752	4	1188.0	8	148.50
		18	5346	8	668.3	8	83.53
		24	7128	8	891.0	8	111.38
	60	8	4752	4	1188.0	8	148.50
		10	5940	8	742.5	8	92.81
		16	9504	8	1188.0	8	148.50

# Preliminary

