

Arora V Hardened MIPI D-PHY 用户指南

UG296-1.0, 2023-05-08

版权所有 © 2023 广东高云半导体科技股份有限公司

GO₩IN高云, Gowin、云源、高云均为广东高云半导体科技股份有限公司注册商标, 本手册中提到的其他任何商标, 其所有权利属其拥有者所有。未经本公司书面许可, 任何单位和个人都不得擅自摘抄、复制、翻译本文档内容的部分或全部, 并不得以任何形式传播。

免责声明

本文档并未授予任何知识产权的许可,并未以明示或暗示,或以禁止发言或其它方式授予任何知识产权许可。除高云半导体在其产品的销售条款和条件中声明的责任之外,高云半导体概不承担任何法律或非法律责任。高云半导体对高云半导体产品的销售和/或使用不作任何明示或暗示的担保,包括对产品的特定用途适用性、适销性或对任何专利权、版权或其它知识产权的侵权责任等,均不作担保。高云半导体对文档中包含的文字、图片及其它内容的准确性和完整性不承担任何法律或非法律责任,高云半导体保留修改文档中任何内容的权利,恕不另行通知。高云半导体不承诺对这些文档进行适时的更新。

版本信息

日期	版本	说明
2023/05/08	1.0	初始版本。

目录

	录	
图	目录	i
表	目录	i
	关于本手册	
	1.1 手册内容	1
	1.2 相关文档	1
	1.3 术语、缩略语	1
	1.4 技术支持与反馈	2
2	概述	3
	2.1 特性	3
	2.2 功能描述	4
	2.2.1 MIPI D-PHY RX	4
	2.2.2 MIPI D-PHY TX	5
3	MIPI D-PHY 原语	6
	3.1 MIPI D-PHY	6
	3.1.1 端口介绍	6
	3.1.2 参数介绍	13
	3.1.3 原语例化	14
	3.2 MIPI D-PHY RX	23
4	MIPI D-PHY 配置及调用	24
	4.1 MIPI D-PHY RX 配置	24
	4.2 MIPI D-PHY RX 生成文件	25
附	录 A MIPI D-PHY 速率表	26

图目录

图 2-1 MIPI D-PHY RX 结构示意图	4
图 2-1 MIPI D-PHY TX 结构示意图	5
图 4-1 MIPI D-PHY RX 配置页面	24

UG296-1.0

表目录

表 1-1 术语、缩略语	. 1
表 3-1 MIPI D-PHY 端口介绍	. 6
表 3-2 MIPI D-PHY 参数介绍	. 13
表 A-1 MIPI D-PHY 速率 (晨熙® (Arora)家族)	. 27

UG296-1.0

1 关于本手册

1.1 手册内容

Arora V MIPI D-PHY 用户指南主要内容包括功能特点、端口描述、配置调用等。主要用于帮助用户快速了解 Arora V MIPI D-PHY 的特性及使用方法。

1.2 相关文档

通过登录高云半导体网站 <u>www.gowinsemi.com.cn</u> 可以下载、查看以下相关文档:

- DS981, GW5AT 系列 FPGA 产品数据手册
- DS1103, GW5A 系列 FPGA 产品数据手册
- DS1104, GW5AST 系列 FPGA 产品数据手册

1.3 术语、缩略语

表 1-1 中列出了本手册中出现的相关术语、缩略语及相关释义。

表 1-1 术语、缩略语

术语、缩略语	全称	含义
CSI	Camera Serial Interface	串行摄像头接口
DSI	Display Serial Interface	串行显示接口
HS	High Speed	高速
I/O	Input/output	输入/输出
LP	Low Power	低功耗
MIPI	Mobile Industry Processor Interface	移动行业处理器接口

UG296-1.0 1(27)

1.4 技术支持与反馈

高云半导体提供全方位技术支持,在使用过程中如有任何疑问或建议,可直接与公司联系:

网址: www.gowinsemi.com.cn

E-mail: support@gowinsemi.com

Tel: +86 755 8262 0391

UG296-1.0 2(27)

2 概述

Arora V 器件包含硬核 MIPI D-PHY RX、MIPI D-PHY TX^[1],支持标准《MIPI Alliance Standard for D-PHY Specification》,版本 2.1。该 D-PHY 适用于串行显示接口(Display Serial Interface,DSI)和和串行摄像头接口(Camera Serial Interface,CSI-2)。

注!

[1]目前高云 138K 器件仅支持 MIPI D-PHY RX, 25K 器件支持 MIPI D-PHY RX 及 MIPI D-PHY TX。

2.1 特性

MIPI D-PHY 主要特性如下:

- 支持单向高速(HS, High-speed)模式,单通道数据速率最高可达 2.5 Gbps,单组最高支持 10 Gbps (4 路数据通道),单芯片支持最高 20 Gbps (8 路数据通道)。
- 最多支持 2 组 MIPI D-PHY,每组最多 4 个数据通道和一个时钟通道。
- 支持双向低功耗(LP, Low-power)操作模式,数据传输速率为 10 Mbps。
- 支持高速同步,通道内位对齐和通道间字对齐。
- 支持 MIPI D-PHY 1:8 模式与 1:16 模式。
- 支持 MIPI DSI 和 MIPI CSI-2 链路层。
- 专用 MIPI Bank 支持硬核 MIPI D-PHY。
- GW5AT-138 器件支持 2 组 MIPI D-PHY RX:
- GW5A-25 器件支持 1 组 MIPI D-PHY, RX 和 TX 可配。


UG296-1.0 3(27)

2.2 功能描述

2.2.1 MIPI D-PHY RX

MIPI D-PHY RX 主要包含 HS/LP IO, 1:8/1:16 Gearbox 及 Aligner 三部分,结构示意图如图 2-1 所示。

图 2-1 MIPI D-PHY RX 结构示意图



HS/LP I/O

支持 ODT 动态切换,支持 LP TX/RX, HS RX 动态切换。

1:8/1:16 Gearbox

支持 8 bits 或者 16 bits 位宽模式,可以通过 HS_8BIT_MODE 配置 Note!

MIPI_DPHY_RX 端口介绍请参考 3 MIPI D-PHY 原语 > 端口介绍。

Aligner

支持 Word align 和 Lane align,都通过 MIPI_DPHY_RX 端口 WALIGN_BY 和 LALIGN_EN 配置是否使能。其中 Word align 的 key 可以用户自定义(ALIGN_BYTE),且支持 2 bytes 和 3 bytes 模式,通过 MIPI_DPHY_RX 端口 ONE_BYTE0_MATCH 配置。

Note!


MIPI_DPHY_RX 端口介绍请参考 3 MIPI D-PHY 原语 > 端口介绍。

UG296-1.0 4(27)

2.2.2 MIPI D-PHY TX

MIPI D-PHY TX 主要包含 HS/LP IO, 1:8/1:16 Gearbox 部分,结构示 意图如图 2-1 所示。

图 2-2 MIPI D-PHY TX 结构示意图



HS/LP I/O

支持 LP TX/RX, HS TX 动态切换。

1:8/1:16 Gearbox

支持 8 bits 或者 16 bits 位宽模式,可以通过 HS_8BIT_MODE 配置 Note!

MIPI_DPHY_TX 端口介绍请参考 3 MIPI D-PHY 原语 > 端口介绍。

UG296-1.0 5(27)

3 MIPI D-PHY 原语

3.1 MIPI D-PHY

3.1.1 端口介绍

表 3-1 MIPI D-PHY 端口介绍

端口	I/O	描述
MIPI INTERFACE Signals		
CK_N	inout	CK Lane Complement Input
CK_P	inout	CK Lane True Input
D0_N	inout	Data Lane 0 Complement Input
D0_P	inout	Data Lane 0 True Input
D1_N	inout	Data Lane 1 Complement Input
D1_P	inout	Data Lane 1 True Input
D2_N	inout	Data Lane 2 Complement Input
D2_P	inout	Data Lane 2 True Input
D3_N	inout	Data Lane 3 Complement Input
D3_P	inout	Data Lane 3 True Input
RESET Signals		
RESET	input	Reset signal: 1'b1: reset all;
RX_DRST_N	input	RX digital reset, active low
TX_DRST_N	input	TX digital reset, active low
PWRON RX	input	HSRX Power On Control: 1'b1: HSRX on
	Прис	1'b0: HSRX off to standby in low power state
PWRON_TX	input	HSTX Power On Control:

UG296-1.0 6(27)



端口	I/O	描述
		• 1'b1: HSTX on
		1'b0: HSTX off to standby in low power state
HSRX_STOP	input	HSRX Clock Stop Signal for synchronization
WALIGN_DVLD	input	word aligner input data valid from the fabric
CLK Signals		
СКО	input	HSTX: ck0
CK90	input	HSTX: ck90
CK180	input	HSTX: ck180
CK270	input	HSTX: ck270
RX_CLK_O	output	HSRX output 1X clock, max 93.75MHz@1.5Gbps
TX_CLK_O	output	HSTX output 1X clock, max 93.75MHz@1.5Gbps
RX_CLK_1X	input	1X clock from fabric, max 93.75MHz@1.5Gbps
TX_CLK_1X	input	1X clock from fabric, max 93.75MHz@1.5Gbps
HSRX Signals		
		data lane0 HS data output to fabric
D0LN_HSRXD	output	1:8 Mode: Data Width=8
		1:16Mode: Data Width=16
		data lane1 HS data output to fabric
D1LN_HSRXD	output	1:8 Mode: Data Width=8
		1:16Mode: Data Width=16
		data lane2 HS data output to fabric
D2LN_HSRXD	output	1:8 Mode: Data Width=8
		1:16Mode: Data Width=16
DOLAL 110DVD		data lane3 HS data output to fabric
D3LN_HSRXD	output	1:8 Mode: Data Width=8
DOLAL HODYD AUD		1:16Mode: Data Width=16
D0LN_HSRXD_VLD	output	data lane0 HS data output valid to fabric
D1LN_HSRXD_VLD	output	data lane1 HS data output valid to fabric
D2LN_HSRXD_VLD	output	data lane2 HS data output valid to fabric
D3LN_HSRXD_VLD	output	data lane3 HS data output valid to fabric
HSRX_EN_CK	input	CK Lane: 1'b1 HSRX enabled
		Data Lane0:
HSRX_EN_D0	input	1'b1: HSRX enabled
		1'b0: HSRX disabled
HSRX_EN_D1	input	Data Lane1:

UG296-1.0 7(27)



端口	I/O	描述
		1'b1: HSRX enabled
		1'b0: HSRX disabled
		Data Lane2:
HSRX_EN_D2	input	1'b1: HSRX enabled
		1'b0: HSRX disabled
		Data Lane3:
HSRX_EN_D3	input	1'b1: HSRX enabled
		1'b0: HSRX disabled
		CK HSRX ODT enabled:
HSRX_ODTEN_CK	input	● 1'b1 ODT enabled
		1'b0 ODT disabled
		Data Lane0 HSRX ODT enabled:
HSRX_ODTEN_D0	input	1'b1 ODT enabled
		1'b0 ODT disabled
		Data Lane1 HSRX ODT enabled:
HSRX_ODTEN_D1	input	1'b1 ODT enabled
		1'b0 ODT disabled
		Data Lane2 HSRX ODT enabled:
HSRX_ODTEN_D2	input	1'b1 ODT enabled
		1'b0 ODT disabled
		Data Lane3 HSRX ODT enabled:
HSRX_ODTEN_D3	input	1'b1 ODT enabled
		1'b0 ODT disabled
		Data Lane0 HSRX driver enabled:
D0LN_HSRX_DREN	input	1'b1 driver enabled
		1'b0 driver disabled
		Data Lane1 HSRX driver enabled:
D1LN_HSRX_DREN	input	1'b1 driver enabled
		1'b0 driver disabled
		Data Lane2 HSRX driver enabled:
D2LN_HSRX_DREN	input	1'b1 driver enabled
		1'b0 driver disabled
		Data Lane3 HSRX driver enabled
D3LN_HSRX_DREN	input	1'b1 driver enabled
		1'b0 driver disabled
HSRX_DLYDIR_LANE0	input	Data Lane0: Direction for HSRX Deskew Delay

UG296-1.0 8(27)



端口	I/O	描述
		Control: 0 Count Up; 1 Count Down;
HSRX_DLYDIR_LANE1	input	Data Lane1: Direction for HSRX Deskew Delay Contr Data Lane0: Direction for HSRX Deskew
HSRX_DLYDIR_LANE2	input	Data Lane2: Direction for HSRX Deskew Delay Control: 0 Count Up; 1 Count Down;
HSRX_DLYDIR_LANE3	input	Data Lane3: Direction for HSRX Deskew Delay Control: 0 Count Up; 1 Count Down;
HSRX_DLYDIR_LANECK	input	CK Lane: Direction for HSRX Deskew Delay Control: 0 Count Up; 1 Count Down
HSRX_DLYLDN_LANE0	input	Data Lane0: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load
HSRX_DLYLDN_LANE1	input	Data Lane1: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load
HSRX_DLYLDN_LANE2	input	Data Lane2: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load
HSRX_DLYLDN_LANE3	input	Data Lane3: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load
HSRX_DLYLDN_LANECK	input	CK Lane: Load HSRX Deskew Delay Control input from Fuse: 1'b0 load;
HSRX_DLYMV_LANE0	input	Data Lane0: enable HSRX Deskew Delay Control to count: 1'b1 move
HSRX_DLYMV_LANE0	input	Data Lane1: enable HSRX Deskew Delay Control to count: 1'b1 move
HSRX_DLYMV_LANE0	input	Data Lane2: enable HSRX Deskew Delay Control to count: 1'b1 move
HSRX_DLYMV_LANE0	input	Data Lane3: enable HSRX Deskew Delay Control to count: 1'b1 move
HSRX_DLYMV_LANECK	input	CK Lane: enable HSRX Deskew Delay Control to count: 1'b1 move
D0LN_DESKEW_DONE	output	D0ln_deskew_done
D1LN_DESKEW_DONE	output	D1In_deskew_done
D2LN_DESKEW_DONE	output	D2ln_deskew_done
D3LN_DESKEW_DONE	output	D3ln_deskew_done
D0LN_DESKEW_ERROR	output	D0ln_deskew_error
D1LN_DESKEW_ERROR	output	D1ln_deskew_error
D2LN_DESKEW_ERROR	output	D2ln_deskew_error

UG296-1.0 9(27)



端口	I/O	描述
D3LN_DESKEW_ERROR	output	D3ln_deskew_error
D0LN_DESKEW_REQ	input	D0lane deskew function request
D1LN_DESKEW_REQ	input	D1lane deskew function request
D2LN_DESKEW_REQ	input	D2lane deskew function request
D3LN_DESKEW_REQ	input	D3lane deskew function request
HSTX Signals		
		CK lane0 HS data input from fabric
CKLN_HSTXD	input	1:8 Mode: Data Width=8
		1:16Mode: Data Width=16
	input	data lane0 HS data input from fabric
D0LN_HSTXD		1:8 Mode: Data Width=8
		1:16Mode: Data Width=16
	input	data lane1 HS data input from fabric
D1LN_HSTXD		1:8 Mode: Data Width=8
		1:16Mode: Data Width=16
	input	data lane2 HS data input from fabric
D2LN_HSTXD		1:8 Mode: Data Width=8
		1:16Mode: Data Width=16
	input	data lane3 HS data input from fabric
D3LN_HSTXD		1:8 Mode: Data Width=8
		1:16Mode: Data Width=16
HSTXD_VLD	input	HS_TX Data Valid input from fabric
		CK Lane0:
HSTXEN_LNCK	input	1'b1: HSTX enabled
		1'b0: HSTX disabled
		Data Lane0:
HSTXEN_LN0	input	1'b1: HSTX enabled
		1'b0: HSTX disabled
		Data Lane1:
HSTXEN_LN1	input	1'b1: HSTX enabled
		1'b0: HSTX disabled
		Data Lane2:
HSTXEN_LN2	input	1'b1: HSTX enabled
		1'b0: HSTX disabled
HSTXEN_LN3	input	Data Lane3:
		1'b1: HSTX enabled

UG296-1.0 10(27)



端口	I/O	描述
		1'b0: HSTX disabled
TXDPEN_LN0	input	txdpen_ln0,1'b1 enabled
TXDPEN_LN1	input	txdpen_ln1,1'b1 enabled
TXDPEN_LN2	input	txdpen_ln2,1'b1 enabled
TXDPEN_LN3	input	txdpen_ln3,1'b1 enabled
TXDPEN_LNCK	input	txdpen_lnck,1'b1 enabled
TXHCLK_EN	input	txhclk_en,1'b1 enabled
LPRX Signals		
DI_LPRX0_N	output	Data Lane0 Complement Pad LPRX input
DI_LPRX0_P	output	Data Lane0 True Pad LPRX input
DI_LPRX1_N	output	Data Lane1 Complement Pad LPRX input
DI_LPRX1_P	output	Data Lane1 True Pad LPRX input
DI_LPRX2_N	output	Data Lane2 Complement Pad LPRX input
DI_LPRX2_P	output	Data Lane2 True Pad LPRX input
DI_LPRX3_N	output	Data Lane3 Complement Pad LPRX input
DI_LPRX3_P	output	Data Lane3 True Pad LPRX input
DI_LPRXCK_N	output	CK Lane Complement Pad LPRX input
DI_LPRXCK_P	output	CK Lane True Pad LPRX input
LPRX_EN_CK	input	CK Lane: 1'b1 LPRX enabled
		Data Lane0:
LPRX_EN_D0	input	● 1'b1 LPRX enabled
		1'b0 LPRX disabled
		Data Lane1:
LPRX_EN_D1	input	1'b1 LPRX enabled
		1'b0 LPRX disabled Data Lange:
LPRX EN D2	input	Data Lane2: ■ 1'b1 LPRX enabled
LI IX_LIN_DZ	прис	1'b0 LPRX disabled
		Data Lane3:
LPRX_EN_D3	input	1'b1 LPRX enabled
		1'b0 LPRX disabled
LPTX Signals		
DO_LPTX0_N	input	Data Lane0 Complement Pad LPTX output
DO_LPTX0_P	input	Data Lane0 True Pad LPTX output

UG296-1.0 11(27)



端口	I/O	描述
DO_LPTX1_N	input	Data Lane1 Complement Pad LPTX output
DO_LPTX1_P	input	Data Lane1 True Pad LPTX output
DO_LPTX2_N	input	Data Lane2 Complement Pad LPTX output
DO_LPTX2_P	input	Data Lane2 True Pad LPTX output
DO_LPTX3_N	input	Data Lane3 Complement Pad LPTX output
DO_LPTX3_P	input	Data Lane3 True Pad LPTX output
DO_LPTXCK_N	input	CK Lane Complement Pad LPTX output
DO_LPTXCK_P	input	CK Lane True Pad LPTX output
LPTXEN_LNCK	input	CK Lane: 1'b1 LPTX enabled
LPTXEN_LN0	input	Data Lane0: 1'b1 LPTX enabled
LPTXEN_LN1	input	Data Lane1: 1'b1 LPTX enabled
LPTXEN_LN2	input	Data Lane2: 1'b1 LPTX enabled
LPTXEN_LN3	input	Data Lane3: 1'b1 LPTX enabled
ALP Signals		
ALPEDO_LANE0	output	ALP Mode: Data Lane0 output
ALPEDO_LANE1	output	ALP Mode: Data Lane1 output
ALPEDO_LANE2	output	ALP Mode: Data Lane2 output
ALPEDO_LANE3	output	ALP Mode: Data Lane3 output
ALPEDO_LANECK	output	ALP Mode: CK Lane output
ALP_EDEN_LANE0	input	ALP Mode: alp_eden_lane0
ALP_EDEN_LANE1	input	ALP Mode: alp_eden_lane1
ALP_EDEN_LANE2	input	ALP Mode: alp_eden_lane2
ALP_EDEN_LANE3	input	ALP Mode: alp_eden_lane3
ALP_EDEN_LANECK	input	ALP Mode: alp_eden_laneck
ALPEN_LN0	input	ALP Mode:1'b1, Lane0 enabled
ALPEN_LN1	input	ALP Mode:1'b1, Lane1 enabled
ALPEN_LN2	input	ALP Mode:1'b1, Lane2 enabled
ALPEN_LN3	input	ALP Mode:1'b1, Lane3 enabled
ALPEN_LNCK	input	ALP Mode: 1'b1, CK lane enabled
MRDATA [7:0]	output	mrdata
MA_INC	input	ma_inc
MCLK	input	mclk
MOPCODE	input	mopcode

UG296-1.0 12(27)



端口	I/O	描述
MWDATA [7:0]	input	mwdata

3.1.2 参数介绍

表 3-2 MIPI D-PHY 参数介绍

参数	默认	描述		
RX_ALIGN_BYTE	8'b10111000	KEY for word aligner and lane aligner		
RX_BYTE_LITTLE_ENDIAN	1'b1	1'b1: Littlendian		
RX_CLK_1X_SYNC_SEL	1'b0	Select clock source for HS lane output data: • 0: select fabric input clock rx_clk_1x • 1: select output clock rx_clk_o		
RX_HS_8BIT_MODE	1'b0	1'b1:8bit mode; 1'b0:16bit mode		
RX_INVERT	1'b0	data polarity selection:1'b1 invert		
RX_LANE_ALIGN_EN	1'b0	1'b1:lane aligner enable		
RX_ONE_BYTE0_MATCH	1'b0	byte count match in word aligner		
RX_RD_START_DEPTH	5'b00001			
RX_SYNC_MODE	1'b0			
RX_WORD_ALIGN_BYPASS	1'b0			
RX_WORD_ALIGN_DATA_VLD_SRC_SEL	1'b0			
RX_WORD_LITTLE_ENDIAN	1'b1	1'b1: little endian of dual word(8bit/word). Not used in 8bit data output mode		
TX_BYPASS_MODE	1'b0			
TX_BYTECLK_SYNC_MODE	1'b0			
TX_HS_8BIT_MODE	1'b0	1'b1:8bit mode; 1'b0:16bit mode		
TX_OCLK_USE_CIBCLK	1'b0			
TX_RD_START_DEPTH	5'b00001			
TX_SYNC_MODE	1'b0			
TX_WORD_LITTLE_ENDIAN	1'b1	1'b1: little endian of dual word(8bit/word). Not used in 8bit data output mode		

UG296-1.0 13(27)

3.1.3 原语例化

```
Verilog 例化:
  MIPI DPHY mipi dhpy_inst (
      .ALPEDO LANE0(alpedo lane0).
      .ALPEDO LANE1(alpedo lane1),
      .ALPEDO LANE2(alpedo lane2),
      .ALPEDO LANE3(alpedo lane3),
      .ALPEDO LANECK(alpedo laneck),
      .RX CLK O(rx clk o),
      .TX CLK O(tx clk o),
      .DOLN DESKEW DONE(d0In deskew done),
      .D1LN DESKEW DONE(d1In deskew done),
      .D2LN DESKEW DONE(d2In_deskew_done),
      .D3LN DESKEW DONE(d3In deskew done),
      .D0LN DESKEW ERROR(d0ln deskew error),
      .D1LN DESKEW ERROR(d1In deskew error),
      .D2LN DESKEW ERROR(d2ln deskew error),
      .D3LN DESKEW ERROR(d3ln deskew error),
      .D0LN HSRXD(d0ln hsrxd),
      .D1LN HSRXD(d1ln hsrxd),
      .D2LN HSRXD(d2ln hsrxd),
      .D3LN HSRXD(d3ln hsrxd),
      .D0LN HSRXD VLD(d0ln hsrxd vld),
      .D1LN HSRXD VLD(d1In hsrxd vld),
      .D2LN HSRXD VLD(d2ln hsrxd vld),
      .D3LN HSRXD VLD(d3ln hsrxd vld),
      .DI LPRX0 N(di lprx0 n),
      .DI LPRX0 P(di lprx0 p),
      .DI LPRX1 N(di lprx1 n),
      .DI LPRX1 P(di lprx1 p),
      .DI LPRX2 N(di lprx2 n),
      .DI LPRX2 P(di lprx2 p),
      .DI LPRX3 N(di lprx3 n),
      .DI LPRX3 P(di lprx3 p),
      .DI_LPRXCK_N(di_lprxck_n),
      .DI LPRXCK P(di lprxck p),
      .MRDATA(mrdata),
      .CK N(ck n),
      .CK P(ck p),
      .D0_N(d0_n),
      .D0 P(d0 p),
      .D1 N(d1 n),
      .D1 P(d1 p),
```

UG296-1.0 14(27)

```
.D2 N(d2 n),
.D2 P(d2 p),
.D3 N(d3 n),
.D3 P(d3 p),
.ALP EDEN LANE0(alp eden lane0),
.ALP EDEN LANE1(alp eden lane1),
.ALP EDEN LANE2(alp eden lane2),
.ALP EDEN_LANE3(alp_eden_lane3),
.ALP EDEN LANECK(alp eden laneck),
.ALPEN LN0(alpen In0),
.ALPEN LN1(alpen In1),
.ALPEN LN2(alpen In2),
.ALPEN LN3(alpen In3),
.ALPEN LNCK(alpen Inck),
.HSRX STOP(hsrx stop),
.HSTXEN LN0(hstxen In0),
.HSTXEN LN1(hstxen ln1),
.HSTXEN LN2(hstxen In2),
.HSTXEN LN3(hstxen ln3),
.HSTXEN_LNCK(hstxen_lnck),
.LPTXEN LN0(lptxen_ln0),
.LPTXEN LN1(lptxen ln1),
.LPTXEN LN2(lptxen ln2),
.LPTXEN LN3(lptxen ln3),
.LPTXEN LNCK(lptxen_lnck),
.PWRON RX(pwron rx),
.PWRON TX(pwron tx),
.RESET(reset),
.RX CLK 1X(rx clk 1x),
.TX CLK 1X(tx clk 1x),
.TXDPEN LN0(txdpen ln0),
.TXDPEN LN1(txdpen ln1),
.TXDPEN LN2(txdpen ln2),
.TXDPEN LN3(txdpen ln3),
.TXDPEN LNCK(txdpen lnck),
.TXHCLK EN(txhclk en),
.CKLN HSTXD(ckln hstxd),
.D0LN HSTXD(d0ln hstxd),
.D1LN HSTXD(d1ln hstxd),
.D2LN HSTXD(d2ln hstxd),
.D3LN HSTXD(d3ln hstxd),
.HSTXD VLD(hstxd vld),
.CK0(ck0),
.CK90(ck90),
```

UG296-1.0 15(27)

```
.CK180(ck180),
.CK270(ck270).
.DOLN DESKEW REQ(d0ln deskew req),
.D1LN_DESKEW_REQ(d1ln_deskew req),
.D2LN DESKEW REQ(d2ln deskew req),
.D3LN DESKEW REQ(d3ln deskew req),
.DOLN HSRX DREN(d0ln hsrx dren),
.D1LN HSRX DREN(d1ln hsrx dren),
.D2LN HSRX DREN(d2ln hsrx dren),
.D3LN HSRX DREN(d3ln hsrx dren),
.DO LPTX0 N(do lptx0 n),
.DO LPTX0 P(do lptx0 p),
.DO LPTX1 N(do lptx1 n),
.DO LPTX1 P(do lptx1 p),
.DO LPTX2_N(do_lptx2_n),
.DO LPTX2 P(do lptx2 p),
.DO LPTX3 N(do lptx3 n),
.DO LPTX3 P(do lptx3 p),
.DO LPTXCK N(do lptxck n),
.DO_LPTXCK_P(do_lptxck_p),
.HSRX DLYDIR LANE0(hsrx dlydir lane0),
.HSRX DLYDIR LANE1(hsrx dlydir lane1),
.HSRX DLYDIR LANE2(hsrx dlydir lane2),
.HSRX DLYDIR LANE3(hsrx dlydir lane3),
.HSRX DLYDIR LANECK(hsrx dlydir laneck),
.HSRX DLYLDN LANE0(hsrx dlyldn lane0),
.HSRX DLYLDN LANE1(hsrx dlyldn lane1),
.HSRX DLYLDN LANE2(hsrx dlyldn lane2),
.HSRX DLYLDN LANE3(hsrx dlyldn lane3),
.HSRX DLYLDN LANECK(hsrx dlyldn laneck),
.HSRX DLYMV LANE0(hsrx dlymv lane0),
.HSRX DLYMV LANE1(hsrx dlymv lane1),
.HSRX DLYMV LANE2(hsrx dlymv lane2),
.HSRX DLYMV LANE3(hsrx dlymv lane3),
.HSRX DLYMV LANECK(hsrx dlymv laneck),
.HSRX EN CK(hsrx en ck),
.HSRX EN D0(hsrx en d0),
.HSRX EN D1(hsrx en d1),
.HSRX EN D2(hsrx en d2),
.HSRX EN D3(hsrx en d3),
.HSRX ODTEN CK(hsrx odten ck),
.HSRX ODTEN D0(hsrx_odten_d0),
.HSRX ODTEN D1(hsrx odten d1),
.HSRX ODTEN D2(hsrx odten d2),
```

UG296-1.0 16(27)

```
Preliminary
```

```
.HSRX ODTEN D3(hsrx odten d3),
   .LPRX EN CK(lprx en ck),
   .LPRX EN D0(lprx en d0),
   .LPRX EN D1(lprx en d1),
   .LPRX EN D2(lprx_en_d2),
   .LPRX EN D3(lprx en d3),
   .MA INC(ma inc),
   .MCLK(mclk),
   .MOPCODE(mopcode),
   .MWDATA(mwdata),
   .RX DRST N(rx drst n),
   .TX DRST N(tx drst n),
   .WALIGN DVLD(walign dvld)
);
defparam mipi dhpy inst.TX PLLCLK = "NONE";
defparam mipi dhpy inst.CKLN DELAY EN = 1'b0;
defparam mipi dhpy inst.CKLN DELAY OVR VAL = 7'b0000000;
defparam mipi dhpy inst.D0LN DELAY EN = 1'b0;
defparam mipi_dhpy_inst.D0LN_DELAY_OVR_VAL = 7'b00000000;
defparam mipi dhpy inst.D0LN DESKEW BYPASS = 1'b0;
defparam mipi dhpy inst.D1LN DELAY EN = 1'b0;
defparam mipi dhpy inst.D1LN DELAY OVR VAL = 7'b0000000;
defparam mipi_dhpy_inst.D1LN_DESKEW_BYPASS = 1'b0;
defparam mipi dhpy inst.D2LN DELAY EN = 1'b0;
defparam mipi dhpy inst.D2LN DELAY OVR VAL = 7'b0000000;
defparam mipi dhpy inst.D2LN DESKEW BYPASS = 1'b0;
defparam mipi dhpy inst.D3LN DELAY EN = 1'b0;
defparam mipi dhpy inst.D3LN DELAY OVR VAL = 7'b0000000;
defparam mipi dhpy inst.D3LN DESKEW BYPASS = 1'b0;
defparam mipi dhpy inst.DESKEW EN LOW DELAY = 1'b0;
defparam mipi dhpy inst.DESKEW EN ONE EDGE = 1'b0;
defparam mipi dhpy inst.DESKEW FAST LOOP TIME = 4'b0000;
defparam mipi dhpy inst.DESKEW FAST MODE = 1'b0;
defparam mipi dhpy inst.DESKEW HALF OPENING = 6'b000000;
defparam mipi_dhpy_inst.DESKEW_LSB_MODE = 2'b00;
defparam mipi dhpy inst.DESKEW M = 3'b000;
defparam mipi dhpy inst.DESKEW M TH = 13'b0000000000000;
defparam mipi dhpy inst.DESKEW MAX SETTING = 7'b0000000;
defparam mipi dhpy inst.DESKEW ONE CLK EDGE EN = 1'b0;
defparam mipi dhpy inst.DESKEW RST BYPASS = 1'b0;
defparam mipi dhpy inst.RX ALIGN BYTE = 8'b10111000;
defparam mipi dhpy inst.RX BYTE LITTLE ENDIAN = 1'b1;
defparam mipi dhpy inst.RX CLK 1X SYNC SEL = 1'b0;
```

UG296-1.0 17(27)



```
defparam mipi dhpy inst.RX HS 8BIT MODE = 1'b0;
   defparam mipi dhpy inst.RX INVERT = 1'b0;
   defparam mipi dhpy inst.RX LANE ALIGN EN = 1'b0;
   defparam mipi dhpy inst.RX ONE BYTE0 MATCH = 1'b0;
   defparam mipi dhpy inst.RX RD START DEPTH = 5'b00001;
   defparam mipi dhpy inst.RX SYNC MODE = 1'b0;
   defparam mipi dhpy inst.RX WORD ALIGN BYPASS = 1'b0;
   defparam mipi dhpy inst.RX WORD ALIGN DATA VLD SRC SEL
= 1'b0;
   defparam mipi dhpy inst.RX WORD LITTLE ENDIAN = 1'b1;
   defparam mipi dhpy inst.TX BYPASS MODE = 1'b0;
   defparam mipi dhpy inst.TX BYTECLK SYNC MODE = 1'b0;
   defparam mipi dhpy inst.TX HS 8BIT MODE = 1'b0;
   defparam mipi dhpy inst.TX OCLK USE CIBCLK = 1'b0;
   defparam mipi dhpy inst.TX RD START DEPTH = 5'b00001;
   defparam mipi dhpy inst.TX SYNC MODE = 1'b0;
   defparam mipi dhpy inst.TX WORD LITTLE ENDIAN = 1'b1;
   defparam mipi dhpy inst.EQ CS LANE0 = 3'b100;
   defparam mipi_dhpy_inst.EQ_CS_LANE1 = 3'b100;
   defparam mipi_dhpy_inst.EQ_CS_LANE2 = 3'b100;
   defparam mipi dhpy inst.EQ CS LANE3 = 3'b100;
   defparam mipi dhpy inst.EQ CS LANECK = 3'b100;
   defparam mipi dhpy inst.EQ RS LANE0 = 3'b100;
   defparam mipi_dhpy_inst.EQ_RS_LANE1 = 3'b100;
   defparam mipi dhpy inst.EQ RS LANE2 = 3'b100;
   defparam mipi dhpy inst.EQ RS LANE3 = 3'b100;
   defparam mipi dhpy inst.EQ RS LANECK = 3'b100;
   defparam mipi dhpy inst. HSCLK LANE LN0 = 1'b1;
   defparam mipi dhpy inst. HSCLK LANE LN1 = 1'b1;
   defparam mipi dhpy inst. HSCLK LANE LN2 = 1'b1;
   defparam mipi dhpy inst. HSCLK LANE LN3 = 1'b1;
   defparam mipi dhpy inst. HSCLK LANE LNCK = 1'b0;
   defparam mipi dhpy inst. HSREG EN LN0 = 1'b0;
   defparam mipi dhpy inst. HSREG EN LN1 = 1'b0;
   defparam mipi dhpy inst. HSREG EN LN2 = 1'b0;
   defparam mipi dhpy inst. HSREG EN LN3 = 1'b0;
   defparam mipi dhpy inst. HSREG EN LNCK = 1'b0;
   defparam mipi dhpy inst.LANE DIV SEL = 2'b00;
   defparam mipi dhpy inst.ALP ED EN LANE0 = 1'b1;
   defparam mipi dhpy inst.ALP ED EN LANE1 = 1'b1;
   defparam mipi_dhpy_inst.ALP_ED_EN_LANE2 = 1'b1;
   defparam mipi dhpy inst.ALP ED EN LANE3 = 1'b1;
   defparam mipi_dhpy_inst.ALP_ED_EN_LANECK = 1'b1;
   defparam mipi dhpy inst.ALP ED TST LANE0 = 1'b0;
```

UG296-1.0 18(27)



```
defparam mipi_dhpy_inst.ALP_ED_TST_LANE1 = 1'b0;
defparam mipi dhpy inst.ALP ED TST LANE2 = 1'b0;
defparam mipi_dhpy_inst.ALP_ED_TST_LANE3 = 1'b0;
defparam mipi_dhpy_inst.ALP_ED_TST_LANECK = 1'b0;
defparam mipi dhpy inst.ALP EN LN0 = 1'b0;
defparam mipi dhpy inst.ALP EN LN1 = 1'b0;
defparam mipi dhpy inst.ALP EN LN2 = 1'b0;
defparam mipi dhpy inst.ALP EN LN3 = 1'b0;
defparam mipi dhpy inst.ALP EN_LNCK = 1'b0;
defparam mipi dhpy inst.ALP HYS EN LANE0 = 1'b1;
defparam mipi_dhpy_inst.ALP_HYS_EN_LANE1 = 1'b1;
defparam mipi dhpy inst.ALP HYS EN LANE2 = 1'b1;
defparam mipi dhpy inst.ALP HYS EN LANE3 = 1'b1;
defparam mipi dhpy inst.ALP HYS EN LANECK = 1'b1;
defparam mipi dhpy inst.ALP TH LANE0 = 4'b1000;
defparam mipi dhpy inst.ALP TH LANE1 = 4'b1000;
defparam mipi dhpy inst.ALP TH LANE2 = 4'b1000;
defparam mipi dhpy inst.ALP TH LANE3 = 4'b1000;
defparam mipi dhpy inst.ALP TH LANECK = 4'b1000;
defparam mipi_dhpy_inst.ANA_BYTECLK_PH = 2'b00;
defparam mipi dhpy inst.BIT REVERSE LN0 = 1'b0;
defparam mipi dhpy inst.BIT REVERSE LN1 = 1'b0;
defparam mipi dhpy inst.BIT REVERSE LN2 = 1'b0;
defparam mipi dhpy inst.BIT REVERSE LN3 = 1'b0;
defparam mipi dhpy inst.BIT REVERSE LNCK = 1'b0;
defparam mipi dhpy inst.BYPASS TXHCLKEN = 1'b1;
defparam mipi dhpy inst.BYPASS TXHCLKEN SYNC = 1'b0;
defparam mipi dhpy inst.BYTE CLK POLAR = 1'b0;
defparam mipi dhpy inst.BYTE REVERSE LN0 = 1'b0;
defparam mipi dhpy inst.BYTE REVERSE LN1 = 1'b0;
defparam mipi dhpy inst.BYTE REVERSE LN2 = 1'b0;
defparam mipi dhpy inst.BYTE REVERSE LN3 = 1'b0;
defparam mipi dhpy inst.BYTE REVERSE LNCK = 1'b0;
defparam mipi dhpy inst.EN CLKB1X = 1'b1;
defparam mipi_dhpy_inst.EQ_PBIAS_LANE0 = 4'b1000;
defparam mipi dhpy inst.EQ PBIAS LANE1 = 4'b1000;
defparam mipi dhpy inst.EQ PBIAS LANE2 = 4'b1000;
defparam mipi dhpy inst.EQ PBIAS LANE3 = 4'b1000;
defparam mipi dhpy inst.EQ PBIAS LANECK = 4'b1000;
defparam mipi dhpy inst.EQ ZLD LANE0 = 4'b1000;
defparam mipi dhpy inst.EQ ZLD LANE1 = 4'b1000;
defparam mipi dhpy inst.EQ ZLD LANE2 = 4'b1000;
defparam mipi dhpy inst.EQ ZLD LANE3 = 4'b1000;
defparam mipi dhpy inst.EQ ZLD LANECK = 4'b1000;
```

UG296-1.0 19(27)



```
defparam mipi dhpy inst.HIGH BW LANE0 = 1'b1;
defparam mipi dhpy inst.HIGH BW LANE1 = 1'b1;
defparam mipi dhpy inst.HIGH BW LANE2 = 1'b1;
defparam mipi dhpy inst.HIGH BW LANE3 = 1'b1;
defparam mipi dhpy inst.HIGH BW LANECK = 1'b1;
defparam mipi dhpy inst.HSREG VREF CTL = 3'b100;
defparam mipi dhpy inst. HSREG VREF EN = 1'b0;
defparam mipi dhpy inst. HSRX DLY CTL CK = 7'b0000000;
defparam mipi dhpy inst. HSRX DLY CTL LANE0 = 7'b0000000;
defparam mipi dhpy inst. HSRX DLY CTL LANE1 = 7'b0000000;
defparam mipi dhpy inst. HSRX DLY CTL LANE2 = 7'b0000000;
defparam mipi dhpy inst. HSRX DLY CTL LANE3 = 7'b0000000;
defparam mipi dhpy inst. HSRX DLY SEL LANE0 = 1'b0;
defparam mipi dhpy inst. HSRX DLY SEL LANE1 = 1'b0;
defparam mipi dhpy inst. HSRX DLY SEL LANE2 = 1'b0;
defparam mipi dhpy inst. HSRX DLY SEL LANE3 = 1'b0;
defparam mipi dhpy inst. HSRX DLY SEL LANECK = 1'b0;
defparam mipi dhpy inst. HSRX DUTY LANE0 = 4'b1000;
defparam mipi dhpy inst. HSRX DUTY LANE1 = 4'b1000;
defparam mipi_dhpy_inst.HSRX_DUTY_LANE2 = 4'b1000;
defparam mipi dhpy inst. HSRX DUTY LANE3 = 4'b1000;
defparam mipi dhpy inst. HSRX DUTY LANECK = 4'b1000;
defparam mipi dhpy inst. HSRX EN = 1'b1;
defparam mipi dhpy inst. HSRX EQ EN LANE0 = 1'b1;
defparam mipi dhpy inst. HSRX EQ EN LANE1 = 1'b1;
defparam mipi dhpy inst. HSRX EQ EN LANE2 = 1'b1;
defparam mipi dhpy inst.HSRX EQ EN LANE3 = 1'b1;
defparam mipi dhpy inst. HSRX EQ EN LANECK = 1'b1;
defparam mipi dhpy inst.HSRX IBIAS = 4'b0011;
defparam mipi dhpy inst. HSRX IBIAS TEST EN = 1'b0;
defparam mipi dhpy inst. HSRX IMARG EN = 1'b1;
defparam mipi dhpy inst. HSRX LANESEL = 4'b1111;
defparam mipi dhpy inst. HSRX LANESEL CK = 1'b1;
defparam mipi dhpy inst. HSRX ODT EN = 1'b1;
defparam mipi dhpy inst. HSRX ODT TST = 4'b0000;
defparam mipi_dhpy_inst.HSRX_ODT_TST_CK = 1'b0;
defparam mipi dhpy inst. HSRX SEL = 4'b0000;
defparam mipi dhpy inst. HSRX STOP EN = 1'b0;
defparam mipi dhpy inst. HSRX TST = 4'b0000;
defparam mipi dhpy inst. HSRX TST CK = 1'b0;
defparam mipi dhpy inst. HSRX WAIT4EDGE = 1'b1;
defparam mipi dhpy inst. HSTX EN LN0 = 1'b0;
defparam mipi dhpy inst.HSTX EN LN1 = 1'b0;
defparam mipi dhpy inst. HSTX EN LN2 = 1'b0;
```

UG296-1.0 20(27)



```
defparam mipi dhpy inst. HSTX EN LN3 = 1'b0;
defparam mipi dhpy inst. HSTX EN LNCK = 1'b0;
defparam mipi dhpy inst.HYST NCTL = 2'b01;
defparam mipi dhpy inst.HYST PCTL = 2'b01;
defparam mipi dhpy inst.IBIAS_TEST_EN = 1'b0;
defparam mipi dhpy inst.LB CH SEL = 1'b0;
defparam mipi dhpy inst.LB EN LN0 = 1'b0;
defparam mipi_dhpy_inst.LB EN LN1 = 1'b0;
defparam mipi dhpy inst.LB EN LN2 = 1'b0;
defparam mipi dhpy inst.LB EN LN3 = 1'b0;
defparam mipi dhpy inst.LB EN LNCK = 1'b0;
defparam mipi dhpy inst.LB POLAR LN0 = 1'b0;
defparam mipi dhpy inst.LB POLAR LN1 = 1'b0;
defparam mipi dhpy inst.LB POLAR LN2 = 1'b0;
defparam mipi dhpy inst.LB POLAR LN3 = 1'b0;
defparam mipi dhpy inst.LB POLAR LNCK = 1'b0;
defparam mipi_dhpy_inst.LOW_LPRX VTH = 1'b0;
defparam mipi dhpy inst.LPBK DATA2TO1 = 4'b0000;
defparam mipi dhpy inst.LPBK DATA2TO1 CK = 1'b0;
defparam mipi_dhpy_inst.LPBK_EN = 1'b0;
defparam mipi dhpy inst.LPBK SEL = 4'b0000;
defparam mipi dhpy inst.LPBKTST EN = 4'b0000;
defparam mipi dhpy inst.LPBKTST EN CK = 1'b0;
defparam mipi dhpy inst.LPRX EN = 1'b1;
defparam mipi dhpy inst.LPRX TST = 4'b0000;
defparam mipi dhpy inst.LPRX TST CK = 1'b0;
defparam mipi dhpy inst.LPTX DAT POLAR LN0 = 1'b0;
defparam mipi dhpy inst.LPTX DAT POLAR LN1 = 1'b0;
defparam mipi dhpy inst.LPTX DAT POLAR LN2 = 1'b0;
defparam mipi dhpy inst.LPTX DAT POLAR LN3 = 1'b0;
defparam mipi dhpy inst.LPTX DAT POLAR LNCK = 1'b0;
defparam mipi dhpy inst.LPTX EN LN0 = 1'b1;
defparam mipi dhpy inst.LPTX EN LN1 = 1'b1;
defparam mipi dhpy inst.LPTX EN LN2 = 1'b1;
defparam mipi dhpy inst.LPTX EN LN3 = 1'b1;
defparam mipi dhpy inst.LPTX EN LNCK = 1'b1;
defparam mipi dhpy inst.LPTX NIMP LN0 = 3'b100;
defparam mipi dhpy inst.LPTX NIMP LN1 = 3'b100;
defparam mipi dhpy inst.LPTX NIMP LN2 = 3'b100;
defparam mipi dhpy inst.LPTX NIMP LN3 = 3'b100;
defparam mipi_dhpy_inst.LPTX_NIMP_LNCK = 3'b100;
defparam mipi dhpy inst.LPTX PIMP LN0 = 3'b100;
defparam mipi dhpy inst.LPTX PIMP LN1 = 3'b100;
defparam mipi dhpy inst.LPTX PIMP LN2 = 3'b100;
```

UG296-1.0 21(27)



```
defparam mipi dhpy inst.LPTX PIMP LN3 = 3'b100;
defparam mipi dhpy inst.LPTX PIMP LNCK = 3'b100;
defparam mipi dhpy inst.MIPI PMA DIS N = 1'b1;
defparam mipi dhpy inst.PGA BIAS LANE0 = 4'b1000;
defparam mipi dhpy inst.PGA BIAS LANE1 = 4'b1000;
defparam mipi dhpy inst.PGA BIAS LANE2 = 4'b1000;
defparam mipi dhpy inst.PGA BIAS LANE3 = 4'b1000;
defparam mipi dhpy inst.PGA BIAS LANECK = 4'b1000;
defparam mipi dhpy inst.PGA GAIN LANE0 = 4'b1000;
defparam mipi dhpy inst.PGA GAIN LANE1 = 4'b1000;
defparam mipi_dhpy_inst.PGA_GAIN_LANE2 = 4'b1000;
defparam mipi dhpy inst.PGA GAIN LANE3 = 4'b1000;
defparam mipi dhpy inst.PGA GAIN LANECK = 4'b1000;
defparam mipi_dhpy_inst.RX ODT TRIM LANE0 = 4'b1000;
defparam mipi dhpy inst.RX ODT TRIM LANE1 = 4'b1000;
defparam mipi dhpy inst.RX ODT TRIM LANE2 = 4'b1000;
defparam mipi_dhpy_inst.RX_ODT_TRIM LANE3 = 4'b1000;
defparam mipi dhpy inst.RX ODT TRIM LANECK = 4'b1000;
defparam mipi dhpy inst.SLEWN CTL LN0 = 4'b1111;
defparam mipi_dhpy_inst.SLEWN_CTL_LN1 = 4'b1111;
defparam mipi dhpy inst.SLEWN CTL LN2 = 4'b1111;
defparam mipi dhpy inst.SLEWN CTL LN3 = 4'b1111;
defparam mipi dhpy inst.SLEWN CTL LNCK = 4'b1111;
defparam mipi dhpy inst.SLEWP CTL LN0 = 4'b1111;
defparam mipi_dhpy_inst.SLEWP_CTL_LN1 = 4'b1111;
defparam mipi dhpy inst.SLEWP CTL LN2 = 4'b1111;
defparam mipi dhpy inst.SLEWP CTL LN3 = 4'b1111;
defparam mipi dhpy inst.SLEWP CTL LNCK = 4'b1111;
defparam mipi dhpy inst.STP UNIT = 2'b11;
defparam mipi dhpy inst.TERMN CTL LN0 = 4'b1000;
defparam mipi dhpy inst.TERMN CTL LN1 = 4'b1000;
defparam mipi dhpy inst.TERMN CTL LN2 = 4'b1000;
defparam mipi dhpy inst.TERMN CTL LN3 = 4'b1000;
defparam mipi dhpy inst.TERMN CTL LNCK = 4'b1000;
defparam mipi dhpy inst.TERMP CTL LN0 = 4'b1000;
defparam mipi_dhpy_inst.TERMP_CTL_LN1 = 4'b1000;
defparam mipi dhpy inst.TERMP CTL LN2 = 4'b1000;
defparam mipi_dhpy_inst.TERMP_CTL LN3 = 4'b1000;
defparam mipi dhpy inst.TERMP CTL LNCK = 4'b1000;
defparam mipi dhpy inst.TEST EN LN0 = 1'b0;
defparam mipi dhpy inst.TEST_EN_LN1 = 1'b0;
defparam mipi dhpy inst.TEST EN LN2 = 1'b0;
defparam mipi dhpy inst.TEST EN LN3 = 1'b0;
defparam mipi dhpy inst.TEST EN LNCK = 1'b0;
```

UG296-1.0 22(27)

```
defparam mipi_dhpy_inst.TEST_N_IMP_LN0 = 1'b0; defparam mipi_dhpy_inst.TEST_N_IMP_LN1 = 1'b0; defparam mipi_dhpy_inst.TEST_N_IMP_LN2 = 1'b0; defparam mipi_dhpy_inst.TEST_N_IMP_LN3 = 1'b0; defparam mipi_dhpy_inst.TEST_N_IMP_LNCK = 1'b0; defparam mipi_dhpy_inst.TEST_P_IMP_LN0 = 1'b0; defparam mipi_dhpy_inst.TEST_P_IMP_LN1 = 1'b0; defparam mipi_dhpy_inst.TEST_P_IMP_LN2 = 1'b0; defparam mipi_dhpy_inst.TEST_P_IMP_LN3 = 1'b0; defparam mipi_dhpy_inst.TEST_P_IMP_LNCK = 1'b0; defparam mipi_dhpy_inst.TXDP_EN_LN0 = 1'b1; defparam mipi_dhpy_inst.TXDP_EN_LN1 = 1'b1; defparam mipi_dhpy_inst.TXDP_EN_LN2 = 1'b1; defparam mipi_dhpy_inst.TXDP_EN_LN3 = 1'b1; defparam mipi_dhpy_inst.TXDP_EN_LN3 = 1'b1;
```

3.2 MIPI D-PHY RX

TBD

UG296-1.0 23(27)


4 MIPI D-PHY 配置及调用

在高云半导体云源®软件界面菜单栏 Tools 下,可启动 IP Core Generator 工具,完成调用并配置 MIPI D-PHY。下面以 GW5A-25 MIPI D-PHY RX 为例介绍下。

4.1 MIPI D-PHY RX 配置

MIPI D-PHY RX 配置界面如图 4-1 所示。

图 4-1 MIPI D-PHY RX 配置页面



1. General 配置框

General 配置框用于配置产生的 IP 设计文件的相关信息。

UG296-1.0 24(27)

- Device: 显示已配置的 Device 信息;
- Part Number: 显示已配置的 Part Number 信息;
- Language: 配置产生的 IP 设计文件的硬件描述语言。选择右侧下 拉列表框,选择目标语言,支持 Verilog 和 VHDL;
- Module Name: 配置产生的 IP 设计文件的 module name。在右侧文本框可重新编辑模块名称。Module Name 不能与原语名称相同,若相同,则报出 Error 提示;
- File Name: 配置产生的 IP 设计文件的文件名。在右侧文本框可重新编辑文件名称;
- Create In: 配置产生的 IP 设计文件的目标路径。可在右侧文本框中 重新编辑目标路径,也可通过文本框右侧选择按钮选择目标路径。

2. Common

- RX_ENABLE: 选择 MIPI D-PHY RX 或者 MIPI D-PHY TX;
- Clock Enable: 启用或禁用 clock lane;
- Lane 0 Enable: 启用或禁用 lane 0;
- Lane 1 Enable: 启用或禁用 lane 1;
- Lane 2 Enable: 启用或禁用 lane 2:
- Lane 3 Enable: 启用或禁用 lane 3。
- 3. 端口显示框

端口显示框图显示当前 IP Core 的配置结果示例框图,如图 4-1 所示。

4.2 MIPI D-PHY RX 生成文件

MIPI D-PHY RX 窗口配置完成后,产生以配置文件"File Name"命名的三个文件,以默认配置为例进行介绍:

- IP 设计文件 "gowin_mipi_dphy.v" 为完整的 verilog 模块,根据用户的 IP 配置,产生实例化的 MIPI DPHY;
- IP 设计使用模板文件 "gowin_mipi_dphy_tmp.v",为用户提供 IP 设计使用模板文件;
- IP 配置文件: "gowin_mipi_dphy.ipc",用户可加载该文件对 IP 进行配置。

注!

如配置中选择的语言是 VHDL,则产生的前两个文件名后缀为.vhd。

UG296-1.0 25(27)

附录 A MIPI D-PHY 速率表

UG296-1.0 26(27)

表 A-1 MIPI D-PHY 速率 (晨熙® (Arora)家族)

Resolution	Frame Rate (HZ)	Bits Per Pixel (Bits)	Total Data Rate (Mbps)	Lane Number	Per Lane Bit Rate (Mbps)	Recommended Gearing Ratio (1:N)	Per Lane Fabric Clock (MHz)
FHD	60	8	1188	2	594.0	8	74.25
1920x1080p		10	1485	2	742.5	8	92.81
(2200x1125)		16	2376	2	1188.0	8	148.50
		18	2673	4	668.3	8	83.53
		24	3564	4	891.0	8	111.38
	120	8	2376	2	1188.0	8	148.50
		10	2970	4	742.5	8	92.81
		16	4752	4	1188.0	8	148.50
		18	5346	8	668.3	8	83.53
		24	7128	8	891.0	8	111.38
UHD	30	8	2376	4	594.0	8	74.25
3840x2160p		10	2970	4	742.5	8	92.81
(4400x2250)		16	4752	4	1188.0	8	148.50
		18	5346	8	668.3	8	83.53
		24	7128	8	891.0	8	111.38
	60	8	4752	4	1188.0	8	148.50
		10	5940	8	742.5	8	92.81
		16	9504	8	1188.0	8	148.50

UG296-1.0 27(27)

