Arora V Analog to Digital Converter (ADC)

User Guide

UG299-1.0E, 05/08/2023

Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
05/08/2023	1.0E	Initial version published.

Contents

List of Figures

List of Tables

1 About This Guide

1.1 Purpose

Arora V Analog to Digital Converter (ADC) User Guide is to help you quickly learn the features and usage of Arora V ADC by introducing to the functions, ports, configuration, etc.

1.2 Related Documents

The latest user guides are available on the GOWINSEMI website. You can find the related documents at www.gowinsemi.com:

- DS981E, GW5AT series of FPGA Products Data Sheet
- DS1103E, GW5A series of FPGA Products Data Sheet
- DS981E, GW5AST series of FPGA Products Data Sheet
- SUG100, Gowin Software User Guide

1.3 Terminology and Abbreviations

The terminology and abbreviations used in this manual are as shown in Table 1-1.

Table 1-1 Terminology and Abbreviations

Terminology and Abbreviations	Full Name
ADC	Analog to Digital Converter
CIC Filter	Cascaded Integrator–comb Filter
FPGA	Field Programmable Gate Array
IP	Intellectual Property
OSC	Oscillator
SRAM	Static Random Access Memory

1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com

E-mail:support@gowinsemi.com

Tel：+86 755 8262 0391

2 Overview

Arora V series of FPGA products integrate eight-channel 10 bits Delta-sigma ADC. It is an ADC with low power, low-leakage current, and high dynamic performance. When combined with the programmable logic capability of the FPGA, the sensor can address the data acquisition and monitoring requirements for by chip internal temperature and power monitoring. FPAG also provides rich and freely configurable GPIO interfaces and ADC analog signal interfaces to connect to the ADC voltage channels, which can meet the voltage data sampling and monitoring requirements.

2.1 Features

The main features of Arora V ADC are as follows:

- Number of ADC:
  - GW5A-25: 1
  - GW5A-138/ GW5AT-138/ GW5AST-138: 2
- Reference voltage source: Built-in
- Number of channels per ADC: 8
- Bit width accuracy: 10 bits
- Sampling Clock: < 2MHz
- ADC unipolar input voltage: 0~1V
- Temperature sensor accuracy: +/-2□
- Voltage sensor accuracy: +/-5mV

2.2 Functional Description

2.2.1 Overview

Arora V ADC provides analog Delta-sigma modulators to meet the requirements of on-chip temperature and voltage detection in multiple regions, and also provides abundant input interfaces to meet off-chip voltage and temperature input, supporting single-ended and differential signal input. (Positive input voltage > Negative input voltage)

Arora V ADC has embedded reference voltage source with high accuracy, and it does not require off-chip voltage reference source; Arora V ADC features low power and high accuracy for temperature and supply voltage detection. Arora V ADC has an internally integrated voltage signal processing module, so no external voltage reference source is required. It meets the accuracy of voltage signal measurements and helps to reduce user costs.

2.2.2 Architecture

Figure 2-1 shows the structure diagram of GW5A-25 ADC.

Figure 2-1 GW5A-25 ADC Structure Diagram



GW5A-25 ADC supports on-chip temperature and voltage detection. Through the control signal, you can select the voltage from the on-chip temperature sensor to enter the on-chip temperature detection mode; or

you can select another path to monitor the power supply voltage of IP modules in the FPGA, including Bank1/4/5/10 voltage, core voltage, and SRAM voltage, etc.

For GW5A-25 ADC, you can select UserLogic clock or OSC clock to obtain a better balance between power and performance.

The voltage signal into the Delta_sigma modulator0 is quantized and noise-shaped to output adc_1bit0 and adc_clk0, which can be sent to the embedded CIC hard core or CIC soft core for further processing to obtain the digital characterization of temperature and voltage.

GW5A-138/GW5AT-138/GW5AST-138 offers two ADCs. Figure 2-2 shows the structure diagram.

Figure 2-2 GW5A-138/GW5AT-138/GW5AST-138 ADC Structure Diagram



GW5A-138/GW5AT-138/GW5AST-138 supports on-chip temperature and voltage detection. Through the control signal, you can select the voltage from the on-chip temperature sensor to enter the on-chip temperature detection mode; or you can select another path to monitor the power supply voltage of IP modules in the FPGA, including Bank2/3/4/5/6/7/10 voltage, core voltage, MIPI and Serdes voltage, etc. Off-chip voltage signals can be sent to ADC for ADC quantization via Bank2/3/4/5/6/7 GPIO pins.

For GW5A-138/GW5AT-138/GW5AST-138 ADC, you can select user logic clock IO, GPIO clock or OSC clock to obtain a better balance between power and performance.

The voltage signal into the Delta_sigma modulator1/Delta_sigma modulator2 is quantized and noise-shaped to output adc_1bit1/adc_1bit2 and adc_clk1/adc_clk2. They can be sent to the embedded CIC hard core for further processing to obtain the digital characterization of temperature and voltage.

In addition, the 138K ADC supports two differential pairs: adcvp/adcvn, adctp/adctn, providing users with a low-latency, low-noise differential voltage input channel.

2.3 ADC Characteristics

2.3.1 ADC Conversion Timing

There are N clock cycles needed for ADC to sample analog input signals and convert them to output digital signals; then output signals are generated. When the rising edge of the sensor_req signal comes, and the sensor_en signal is enabled (active-high), it will trigger ADC to sample once; when the sensor measurement is finished, it will pull the sensor_rdy signal high to indicate the completion of sampling and output the sampling value of sensor_value[13:0].

Due to the fixed-point processing of the numbers, in voltage measurement mode, the output value needs to be divided by 2048 to get the actual measured value sensor_value [13:0] (sensor_value [13:11] for the integer part and sensor_value [10:0] for the fractional part); in temperature mode, the output value needs to be divided by 4 to get the actual measured value sensor_value [13:0] (sensor_value [13] for the sign bit, sensor_value [12:2] for the integer part and sensor_value [10:0] for the fractional part).

Figure 2-3 ADC Conversion Timing



Table 2-1 ADC Timing Parameters

Symbol	Description	Spec.		Unit
		Min.	Max.	
CLK	Clock cycle	TBD	TBD	ns
T_S	SOC setup time	TBD	TBD	ns
T_H	SOC hold-up time	TBD	TBD	ns
T_{D_EOC}	EOC delay time	TBD	TBD	ns
T_{D_B}	Data-out delay time	TBD	TBD	ns

2.3.2 Electrical Characteristic Parameters

Table 2-2 ADC Electrical Parameters

Parameter	Description	Spec.			Unit
		Min.	Typ.	Max.	
DC precision					
Output	Digital output bits	-	10	-	Bit
INL	Integral nonlinearity	-	TBD	-	LSB
DNL	Differential nonlinearity	-	TBD	-	LSB
Offset error	Offset error	-	TBD	-	%FS
Gain error	Gain error	-	TBD	-	%FS
Analog Input					
CH[7：0]	Single-ended input range	-	TBD	-	V
CIN	Input capacitance	-	TBD	-	pF
Slew Rate					
SoC	Sample frequency	-	TBD	-	MHz
CLK	Master Clock	-	TBD	-	MHz
Date-out delay	Date-out delay	-	TBD	-	Clock cycle
Dynamic Characteristic Parameters					
SINAD	Signal Noise Ratio	-	TBD	-	DB
		-	TBD	-	DB
SFDR	Spurious-free dynamic range	-	TBD	-	DB
		-	TBD	-	DB
ENOB	Valid output data bits	-	TBD	-	Bit
		-	TBD	-	Bit
Digital Input					
V_{IH}	Input high level	-	TBD	-	V
V_{IL}	Input low level	-	TBD	-	V
Digital output B[9：0]					
V_{OH}	Output high level	-	TBD	-	V
V_{OL}	Output low level	-	TBD	-	V
Supply voltage					
V_{dd_a}	Analog core voltage	-	TBD	-	V

Parameter	Description	Spec.			Unit
		Min.	Typ.	Max.	
V_{dd_dig}	Digital voltage	-	TBD	-	V
Vddx	Analog voltage	-	TBD	-	TBD
I_{vdd_a}	Analog bitstream	-	TBD	-	uA
I_{vdd_dig}	Digital current	-	TBD	-	uA
I_{vddx}	Analog current	-	TBD	-	TBD
I_{pd}	Turn-off current	-	TBD	-	mA

3 ADC Primitives

3.1 Gowin_ADC (GW5A-25)

3.1.1 Port Diagram

Figure 3-1 ADC Port Diagram



3.1.2 Port Description

Table 3-1 ADC Port Description

Port	I/O	Description
clk	input	clk input
drstn	input	digital part reset signal, active low
adcmode	input	mode selection 1’b0: temperature mode 1’b1:voltage mode

Port	I/O	Description
vsenctl	input	input source selection bit [2:0] 3'b000: glo_left 3'b001:glo_right 3'b010:loc_left（对应 Bank1 GPIO） 3'b011: vtest 3'b100:vcc 3'b101:vccc 3'b110:vccm 3'b111:vccx_buf
adcen	input	enable signal, active high
adcreqi	input	measurement request signal, valid rising edge
adcrdy	output	measurement completion signal, active high
adcvalue	output	bit[13:0] the measurement result output
mdrp_rdata	output	bit[7:0] mdrp_rdata
mdrp_clk	input	mdrp clock
mdrp_wdata	input	bit[7:0] mdrp_wdata
mdrp_a_inc	input	mdrp_a_inc
mdrp_opcode	input	bit[1:0] mdrp_opcode

3.1.3 Parameter Description

Table 3-2 GUI ADC Parameters

Parameter	Default Value	Description
ADC Select	ADC	ADC
ADC Mode	Temperature	Temperature/Voltage
Division Factor	1	clock division 0: /1, 1: /2, 2: /4, 3: /8 Clock after frequency division, 500kHz~8MHz
Clock Select	OSC	clk source osc (2.5MHz) or CLK
Sample Rate	64	sample rate configuration 4/8/16/32/64/128
Sample Count	1024	sample count configuration 64/128/256/512/1024/2048
Fscal Value	730(Temperature) 623(Voltage)	temperature mode: 510~948 voltage mode: 452~840
Offset	-1180(Temperature)	temperature mode: -1560~-760

Parameter	Default Value	Description
	0(Voltage)	voltage mode: -410~410
glo_left (Voltage mode)	vcc	vcc/vcc_ext/vccio_bk1/vccc
glo_right (Voltage mode)	vcc_reg	vcc/vcc_reg/vccc/vccm/vccio_bk4/ vccio_bk5/ vccio_bk10
vccx_buf (Voltage mode)	vccx	vccx

3.1.4 Primitive Instantiation

Verilog Instantiation:

```
Gowin_ADC  Gowin_ADC_inst (
    .adcrdy(adcrdy_o),
    .adcvalue(adcvalue_o),
    .mdrp_rdata(mdrp_rdata_o),
    .vsenctl(vsenctl_i),
    .adcen(adcen_i),
    .clk(clk_i),
    .drstn(drstn_i),
    .adcreqi(adcreqi_i),
    .adcmode(adcmode_i),
    .mdrp_clk(mdrp_clk_i),
    .mdrp_wdata(mdrp_wdata_i),
    .mdrp_a_inc(mdrp_a_inc_i),
    .mdrp_opcode(mdrp_opcode_i)
);
```

Vhdl Instantiation:

```
component Gowin_ADC
    port (
        adcrdy: out std_logic;
        adcvalue: out std_logic_vector(13 downto 0);
        mdrp_rdata: out std_logic_vector(7 downto 0);
```

```
        vsenctl: in std_logic_vector(2 downto 0);
        adcen: in std_logic;
        clk: in std_logic;
        drstn: in std_logic;
        adcreqi: in std_logic;
        adcmode: in std_logic;
        mdrp_clk: in std_logic;
        mdrp_wdata: in std_logic_vector(7 downto 0);
        mdrp_a_inc: in std_logic;
        mdrp_opcode: in std_logic_vector(1 downto 0)
    );
end component;

Gowin_ADC_inst: Gowin_ADC
    port map (
        adcrdy => adcrdy_o,
        adcvalue => adcvalue_o,
        mdrp_rdata => mdrp_rdata_o,
        vsenctl => vsenctl_i,
        adcen => adcen_i,
        clk => clk_i,
        drstn => drstn_i,
        adcreqi => adcreqi_i,
        adcmode => adcmode_i,
        mdrp_clk => mdrp_clk_i,
        mdrp_wdata => mdrp_wdata_i,
        mdrp_a_inc => mdrp_a_inc_i,
        mdrp_opcode => mdrp_opcode_i
    );
```

Note!

When the user ADC source input selects loc_left, the GIPO of bank1, a call to the TLVDS_IBUF_ADC primitive is required to constrain the ADC input signal. The specific primitives are: TLVDS IBUF ADC(I, IB, ADCEN);

3.2 Gowin_ADC (GW5A-138/ GW5AT-138/ GW5AST-138)

3.2.1 Port Diagram

Figure 3-2 ADC Port Diagram



3.2.2 Port Description

Table 3-3 ADCULC Port Description

Port	I/O	Description
clk	input	clk input
drstn	input	digital part reset signal, active low
vsenctl	input	input source selection bit[2:0] 3'b000:vtest 3'b001:vdd09_0 3'b010:vdd09_1 3'b011:vdd09_2 3'b100:vdd18_0 3'b101:vdd18_1 3'b111:vdd33
adcen	input	enable signal, active high
adcreqi	input	measurement request signal, valid rising edge
adcrdy	output	measurement completion signal, active high
adcvalue	output	bit[13:0] the measurement result output
adcinbk6a	input	adcin from Bank6 GPIO
adcinbk6b	input	adcin from Bank6 GPIO
adcinbk7a	input	adcin from Bank7 GPIO

Port	I/O	Description
adcinbk7b	input	adcin from Bank7 GPIO

Table 3-4 ADCLRC Port Description

Port	I/O	Description
clk	input	clk input
drstn	input	digital part reset signal, active low
vsenctl	input	input source selection bit[2:0] 3'b000: adcv 3'b001: adct 3'b010: vdd09_0 3'b011: vdd09_1 3'b100: vdd18_0 3'b101: vdd18_1 3'b110: vdd33_0 3'b111: vdd33_1
adcen	input	enable signal, active high
adcreqi	input	measurement request signal, valid rising edge
adcrdy	output	measurement completion signal, active high
adcvalue	output	bit[13:0] the measurement result output
adcinbk2a	input	adcin from Bank2 GPIO
adcinbk2b	input	adcin from Bank2 GPIO
adcinbk3a	input	adcin from Bank3 GPIO
adcinbk3b	input	adcin from Bank3 GPIO
adcinbk4a	input	adcin from Bank4 GPIO
adcinbk4b	input	adcin from Bank4 GPIO
adcinbk5a	input	adcin from Bank5 GPIO
adcinbk5b	input	adcin from Bank5 GPIO

3.2.3 Parameter Description

Table 3-5 ADCULC Parameters

Parameter	Default Value	Description
ADC Select	ADCULC	ADCULC/ADCLRC
ADC Mode	Temperature	Temperature/Voltage
Division Factor	1	clock division 0: /1, 1: /2, 2: /4, 3: /8

Parameter	Default Value	Description
		Clock after frequency division, 500kHz~8MHz
Clock Select	OSC	clk source osc(2.5MHz) /CLK/IO
Sample Rate	64	sample rate configuration 4/8/16/32/64/128
Sample Count	1024	sample count configuration 64/128/256/512/1024/2048
Fscal Value	730(Temperature) 623(Voltage)	temperature mode: 510~948 voltage mode: 452~840
Offset	-1180(Temperature) 0(Voltage)	temperature mode: -1560~-760 voltage mode: -410~410
vtest (Voltage mode)	vcc_ulc	vcc_ulc
vdd09_0 (Voltage mode)	vccm_ulc	vccm_ulc
vdd09_1 (Voltage mode)	vdda_serdes_q0	vdda_serdes_q0/vddt_serdes_q0/vdda_mipi_m0/ vddd_mipi_m0/ vdda_mipi_m1/ vddd_mipi_m1
vdd09_2 (Voltage mode)	ADCINBK6	ADCINBK6/vcc/ ADCINBK7
Vdd18_0 (Voltage mode)	vddh_serdes_q0	vddh_serdes_q0/vccx_mipi_m0/ vccx_mipi_m1
Vdd18_1 (Voltage mode)	vccx	vccx
Vdd33 (Voltage mode)	vccio_bk6	vccio_bk6/vccio_bk7

Table 3-6 ADCLRC Parameters

Parameter	Default Value	Description
ADC Select	ADCULC	ADCULC/ADCLRC
ADC Mode	Temperature	Temperature/Voltage
Division Factor	1	clock division 0: /1, 1: /2, 2: /4, 3: /8 Clock after frequency division, 500kHz~8MHz
Clock Select	OSC	clk source osc(2.5MHz) /CLK/IO
Sample Rate	64	sample rate configuration 4/8/16/32/64/128
Sample Count	1024	sample count configuration 64/128/256/512/1024/2048
Fscal Value	730(Temperature) 623(Voltage)	temperature mode: 510~948 voltage mode: 452~840
Offset	-1180(Temperature) 0(Voltage)	temperature mode: -1560~-760 voltage mode: -410~410
vdd09_0 (Voltage mode)	vdda_serdes_q1	vdda_serdes_q1/vddt_serdes_q1/vcc/ADCINBK2/ADCINBK3
vdd09_1 (Voltage mode)	ADCINBK4	ADCINBK4/vcc/ ADCINBK5
vdd18_0 (Voltage mode)	vddh_serdes_q1	vddh_serdes_q1/ vccx
vdd18_1 (Voltage mode)	vccx	vccx
vdd33_0 (Voltage mode)	vccio_bk2	vccio_bk2/vccio_bk3
vdd33_1 (Voltage mode)	vccio_bk4	vccio_bk4/ vccio_bk5/vccio_bk10

3.2.4 Primitive Instantiation (Take ADCULC as an Example)

Verilog Instantiation:

```
Gowin_ADC Gowin_ADC_inst(
    .adcrdy(adcrdy_o), //output adcrdy
    .adcvalue(adcvalue_o), //output [13:0] adcvalue
    .adcinbk6a(adcinbk6a_i), //input adcinbk6a
```

```
        .adcinbk6b(adcinbk6b_i), //input adcinbk6b
        .adcinbk7a(adcinbk7a_i), //input adcinbk7a
        .adcinbk7b(adcinbk7b_i), //input adcinbk7b
        .vsenctl(vsenctl_i), //input [2:0] vsenctl
        .adcen(adcen_i), //input adcen
        .clk(clk_i), //input clk
        .drstn(drstn_i), //input drstn
        .adcreqi(adcreqi_i) //input adcreqi
    );
```

Vhdl Instantiation:

```
    component Gowin_ADC
        port (
            adcrdy: out std_logic;
            adcvalue: out std_logic_vector(13 downto 0);
            adcinbk6a: in std_logic;
            adcinbk6b: in std_logic;
            adcinbk7a: in std_logic;
            adcinbk7b: in std_logic;
            vsenctl: in std_logic_vector(2 downto 0);
            adcen: in std_logic;
            clk: in std_logic;
            drstn: in std_logic;
            adcreqi: in std_logic
        );
    end component;

    Gowin_ADC_inst: Gowin_ADC
        port map (
            adcrdy => adcrdy_o,
            adcvalue => adcvalue_o,
            adcinbk6a => adcinbk6a_i,
            adcinbk6b => adcinbk6b_i,
```

```
        adcinbk7a => adcinbk7a_i,
        adcinbk7b => adcinbk7b_i,
        vsenctl => vsenctl_i,
        adcen => adcen_i,
        clk => clk_i,
        drstn => drstn_i,
        adcreqi => adcreqi_i
    );
```

4 ADC Configuration and Call

You can click “Tools > IP Core Generator” in Gowin Software to call and configure ADC.

The following description takes the GW5A-25 ADC call as an example.

4.1 ADC Configuration

The ADC configuration interface is shown in Figure 4-1.

Figure 4-1 ADC Configuration



4.2 Generation Files

After ADC configuration, it will generate three files that are named after the "File Name". Take the default configuration as an example:

- “gowin_adc.v” file is a complete Verilog module to generate instance Gowin_ADC;
- “gowin_adc_tmp.v” is a template file for IP designs;
- “gowin_adc.ipc” file is an IP configuration file for users to load and configure the IP.

Note!

If VHDL is selected as the hardware description language, the first two files will be named with .vhd suffix.


GOWIN
PROGRAMMING FOR THE FUTURE