

## Gowin HDL Coding

**User Guide** 

SUG949-1.4E, 06/30/2023

Copyright © 2023 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

GOWIN and LittleBee are trademarks of Guangdong Gowin Semiconductor Corporation and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

#### Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

## **Revision History**

Date	Version	Description	
08/31/2020	1.0E	Initial version published.	
06/10/2021	1.1E	Infer case of single-ended BUF added.	
05/31/2022	1.2E	The description of Guideline on HDL Coding removed.	
04/20/2023	1.3E	Chapter 7 Guideline on Arora V DSP Coding added.	
06/30/2023 1.4E Chapter 4 Guideline on BSRAM Coding and Chapter SSRAM Coding updated.		Chapter 4 Guideline on BSRAM Coding and Chapter 5 Guideline on SSRAM Coding updated.	

## **Contents**

Contents	i
List of Tables	iv
1 About This Guide	
1.1 Purpose	1
1.2 Related Documents	1
1.3 Terminology and Abbreviations	1
1.4 Support and Feedback	2
2 Guideline on Buffer Coding	3
2.1 IBUF	3
2.2 TLVDS_IBUF	3
2.3 ELVDS_IBUF	4
2.4 OBUF	4
2.5 TLVDS_OBUF	5
2.6 ELVDS_OBUF	5
2.7 TBUF	5
2.8 TLVDS_TBUF	6
2.9 ELVDS _TBUF	6
2.10 IOBUF	6
2.11 TLVDS_IOBUF	7
2.12 ELVDS _IOBUF	7
3 Guideline on CLU Coding	9
3.1 LUT	9
3.1.1 Generated by LUT	9
3.1.2 Generated by Selector	9
3.1.3 Generated by Logical Operation	9
3.2 ALU	10
3.2.1 ADD	10
3.2.2 SUB	10
3.2.3 ADDSUB	11
3.2.4 NE	11
949-1.4E	

	3.3 FF	. 11
	3.3.1 DFFSE	. 11
	3.3.2 DFFRE	. 12
	3.3.3 DFFPE	. 12
	3.3.4 DFFCE	. 13
	3.4 LATCH	. 13
	3.4.1 DLCE	. 13
	3.4.2 DLPE	. 14
4 (	Guideline on BSRAM Coding	15
	4.1 DPB/DPX9B	. 15
	4.1.1 Read Address Through Register	. 15
	4.1.2 Read Address Not Through Register, Output Thourgh Register	. 16
	4.1.3 Assignment When Memory Defined	. 18
	4.1.4 Assignment by readmemb/readmemh	. 20
	4.2 SP/SPX9	. 22
	4.2.1 Read Address Through Register	. 22
	4.2.2 Read Address Not Through Register, Output Through Register	. 23
	4.2.3 Assignment When Memory Defined	. 24
	4.2.4 Assignment by readmemb/readmemh	. 24
	4.2.5 Generated by Shift Register	. 26
	4.2.6 Generated by Decoder	. 27
	4.3 SDPB/SDPX9B	. 28
	4.3.1 Memory Without Initial Value	. 28
	4.3.2 Assignment When Memory Defined	. 29
	4.3.3 Assignment by readmemb/readmemh	. 30
	4.3.4 Generated by Shift Register	. 31
	4.3.5 Generated by Different Widths	. 32
	4.3.6 Generated by Decoder	. 33
	4.4 pROM/pROMX9	. 34
	4.4.1 Assignment by Cases Statement	. 35
	4.4.2 Assignment When Memory Defined	. 36
	4.4.3 Assignment by readmemb/readmemh	. 37
5 (	Guideline on SSRAM Coding	39
	5.1 RAM16S	. 39
	5.1.1 Generated by Decoder	. 39
	5.1.2 Generated by Memory	. 40
	5.1.3 Generated by Shift Register	. 41
	5.2 RAM16SDP	. 42

	5.2.1 Generated by Decoder	. 42
	5.2.2 Generated by Memory	. 43
	5.2.3 Generated by Shift Register	. 44
	5.3 ROM16	. 45
	5.3.1 Generated by Decoder	. 45
	5.3.2 Generated by Memory	. 46
6 (	Guideline on DSP Coding <sup>[1]</sup>	47
	6.1 Pre-adder	. 47
	6.1.1 Pre-adding	. 47
	6.1.2 Pre-substracting	. 49
	6.1.3 Shifting	. 51
	6.2 Multiplier	. 52
	6.3 ALU54D	. 54
	6.4 MULTALU	. 55
	6.4.1 A*B±C	. 55
	6.4.2 ∑(A*B)	. 57
	6.4.3 A*B+CASI	. 58
	6.5 MULTADDALU	. 60
	6.5.1 A0*B0±A1*B1±C	. 60
	6.5.2 ∑(A0*B0±A1*B1)	. 62
	6.5.3 A0*B0±A1*B1+CASI	. 64
7 (	Buideline on Arora ${ m V}$ DSP Coding	67
	7.1 Pre-adder	. 67
	7.1.1 Static Pre-adding/subtracting	. 67
	7.1.2 Dynamic Pre-adding/subtracting	. 67
	7.2 Multiplier	. 68
	7.3 MULTALU	. 70
	7.3.1 Static Adding/Subtracting	. 70
	7.3.2 Dynamic Adding/Substracting	. 70
	7.4 MULTADDALU	. 72
	7.4.1 Static MULTADDALU	. 72
	7.4.2 Dynamic MULTADDALU	. 73
	7.5 Cascading	. 74
	7.5.1 Static Cascading	. 74
	7.5.2 Dynamic Cascading	. 75
	7.6 Shifting	77

## **List of Tables**

Table 1-1 Abbreviations a	nd Terminology	,

SUG949-1.4E iv

1 About This Guide 1.1 Purpose

# 1 About This Guide

## 1.1 Purpose

This manual describes the guideline on Gowin HDL coding and its primitive implementation, which aims to help you be familiar with Gowin HDL coding to improve design efficiency.

## 1.2 Related Documents

The latest user guides are available on GOWINSEMI Website. You can find the related documents at www.gowinsemi.com:

- SUG100, Gowin Software User Guide
- SUG283, Gowin Primitive User Guide

## 1.3 Terminology and Abbreviations

Table 1-1 shows the abbreviations and terminology used in this manual.

Table 1-1 Abbreviations and Terminology

Terminology and Abbreviations	Meaning
BSRAM	Block Static Random Access Memory
CLU	Configurable Logic Unit
DSP	Digital Signal Processing
FSM	Finite State Machine
HDL	Hardware Description Language
SSRAM	Shadow Static Random Access Memory

SUG949-1.4E 1(78)

## 1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly by the following ways.

Website: <a href="www.gowinsemi.com">www.gowinsemi.com</a>
E-mail: <a href="mailto:support@gowinsemi.com">support@gowinsemi.com</a>

SUG949-1.4E 2(78)

# 2 Guideline on Buffer Coding

Buffer includes single-ended buffer, emulated LVDS (ELVDS) and true LVDS (TLVDS) according to their different functions. It needs to add attribute constraints to implement the primitive of emulated LVDS and true LVDS, and it is recommended to code in instantiation.

#### **2.1 IBUF**

```
Input Buffer (IBUF), the coding can be in following two ways:
The First Way:
module ibuf (o, i);
input i;
output o;
assign o = i;
endmodule
The Second Way:
module ibuf (o, i);
input i;
output o;
buf IB (o, i);
endmodule
```

## 2.2 TLVDS IBUF

True LVDS Input Buffer (TLVDS\_IBUF). It needs to add attribute constraints to implement the primitive, and the coding is as follows:

```
module tlvds_ibuf_test(in1_p, in1_n, out);
input in1_p/* synthesis syn_tlvds_io = 1*/;
input in1_n/* synthesis syn_tlvds_io = 1*/;
output reg out;
```

SUG949-1.4E 3(78)

```
always@(in1_p or in1_n) begin
    if (in1_p != in1_n) begin
    out = in1_p;
    end
end
endmodule
```

## 2.3 ELVDS\_IBUF

Emulated LVDS Input Buffer (ELVDS\_IBUF). It needs to add attribute constraints to implement the primitive, and the coding is as follows:

```
module elvds_ibuf_test (in1_p, in1_n, out);
input in1_p/* synthesis syn_elvds_io = 1*/;
input in1_n/* synthesis syn_elvds_io = 1*/;
output reg out;
always@(in1_p or in1_n)begin
    if (in1_p != in1_n) begin
    out = in1_p;
end
end
end
endmodule
```

#### **2.4 OBUF**

```
Output Buffer (OBUF), the coding can be in the following two ways:
The First Way:
```

```
module obuf (o, i);
input i;
output o;
assign o = i;
endmodule
The Second Way:
module obuf (o, i);
input i;
output o;
buf OB (o, i);
```

endmodule

SUG949-1.4E 4(78)

### 2.5 TLVDS\_OBUF

True LVDS Output Buffer (TLVDS\_OBUF). It needs to add attribute constraints to implement the primitive, and the coding is as follows:

```
module tlvds_obuf_test(in,out1,out2);
input in;
output out1/* synthesis syn_tlvds_io = 1*/;
output out2/* synthesis syn_tlvds_io = 1*/;
assignout1 = in;
assign out2 = ~out1;
endmodule
```

#### 2.6 ELVDS\_OBUF

Emulated LVDS Output Buffer (ELVDS\_OBUF). It needs to add attribute constraints to implement the primitive, and the coding is as follows:

```
module elvds_obuf_test(in,out1,out2);
input in;
output out1/* synthesis syn_elvds_io = 1*/;
output out2/* synthesis syn_elvds_io = 1*/;
assign out1= in;
assign out2 = ~out1;
endmodule
```

#### **2.7 TBUF**

Output Buffer with Tri-state Control (TBUF), active-low, and the coding can be in the following two ways:

```
The First Way:
module tbuf (in, oen, out);
input in, oen;
output out;
assign out= ~oen ? in :1'bz;
endmodule
The Second Way:
module tbuf (out, in, oen);
input in, oen;
output out;
```

SUG949-1.4E 5(78)

```
bufif0 TB (out, in, oen);
endmodule
```

#### 2.8 TLVDS TBUF

True LVDS Tristate Buffer (TLVDS\_TBUF), active-low, and it needs to add attribute constraints to implement the primitive, and the coding is as follows:

```
module tlvds_tbuf_test(in, oen, out1,out2); input in; input oen; output out1/* synthesis syn_tlvds_io = 1*/; output out2/* synthesis syn_tlvds_io = 1*/; assign out1 = ~oen ? in : 1'bz; assign out2 = ~oen ? ~in : 1'bz; endmodule
```

## 2.9 ELVDS \_TBUF

Emulated LVDS Tristate Buffer (ELVDS\_TBUF), active-low, and it needs to add attribute constraints to implement the primitive, and the coding is as follows:

```
module elvds_tbuf_test(in, oen, out1,out2); input in, oen; output out1/* synthesis syn_elvds_io = 1*/; output out2/* synthesis syn_elvds_io = 1*/; assign out1 = ~oen ? in : 1'bz; assign out2 = ~oen ? ~in : 1'bz; endmodule
```

#### **2.10 IOBUF**

Bi-Directional Buffer (IOBUF), when OEN is high, it is as input buffer; when OEN is low, it is as output buffer. The coding can be in the following two ways:

```
The First Way:
module iobuf (in, oen, io, out);
input in,oen;
output out;
inout io;
```

SUG949-1.4E 6(78)

```
assign io= ~oen ? in :1'bz;
assign out = io;
endmodule
The Second Way:
module iobuf (out, io, i, oen);
input i,oen;
output out;
inout io;
buf OB (out, io);
bufif0 IB (io,i,oen);
endmodule
```

#### 2.11 TLVDS\_IOBUF

True LVDS Bi-Directional Buffer (TLVDS\_IOBUF), when OEN is high, it is as true LVDS input buffer; when OEN is low, it is as true LVDS output buffer. It needs to add attribute constraints to implement the primitive, and the coding is as follows:

```
module tlvds_iobuf(o, io, iob, i, oen);
output reg o;
inout io /* synthesis syn_tlvds_io = 1 */;
inout iob /* synthesis syn_tlvds_io = 1 */;
input i, oen;
bufif0 ib(io, i, oen);
notif0 yb(iob, i, oen);
always @(io or iob)begin
    if (io != iob)begin
    o <= io;
    end
end
endmodule
```

## 2.12 ELVDS IOBUF

Emulated LVDS Bi-Directional Buffer (ELVDS\_IOBUF), when OEN is high, it is as emulated LVDS input buffer; when OEN is low, it is as emulated LVDS output buffer. It needs to add attribute constraints to implement the primitive, and the coding is as follows:

```
module elvds iobuf(o, io, iob, i, oen);
```

SUG949-1.4E 7(78)

```
output o;
inout io /* synthesis syn_elvds_io = 1 */;
inout iob /* synthesis syn_elvds_io = 1 */;
input i, oen;
reg o;
bufif0 ib(io, i, oen);
notif0 yb(iob, i, oen);
always @(io or iob)begin
    if (io != iob)begin
        o <= io;
    end
end
endmodule</pre>
```

SUG949-1.4E 8(78)

3 Guideline on CLU Coding 3.1 LUT

# 3 Guideline on CLU Coding

Configurable logic unit (CLU) is the basic unit of FPGA product. CLU can realize the functions of MUX/LUT/ALU/FF/LATCH modules.

#### 3.1 LUT

LUT1, LUT2, LUT3 and LUT4 are commonly used, and the difference is that the LUT has different bit widths. Its implementation can be as follows:

#### 3.1.1 Generated by LUT

```
module rtl_LUT4 (f, i0, i1,i2,i3);
parameter INIT = 16'h2345;
input i0, i1, i2,i3;
output f;
assign f=INIT[{i3,i2,i1,i0}];
endmodule
```

## 3.1.2 Generated by Selector

```
module rtl_LUT3 (f,a,b,sel);
input a,b,sel;
output f;
assign f=sel?a:b;
endmodule
```

#### 3.1.3 Generated by Logical Operation

```
module top(a,b,c,d,out);
input [3:0]a,b,c,d;
output [3:0]out;
```

SUG949-1.4E 9(78)

3 Guideline on CLU Coding 3.2 ALU

```
assign out=a&b&c|d;
endmodule
```

#### **3.2 ALU**

Here ALU is a 2-input arithmetic logic unit. The synthesis tool can generate ADD/SUB/ADDSUB/NE.

#### 3.2.1 ADD

Take 4-bit full adder and 4-bit semi-adder as examples to introduce the ADD function of ALU.

#### 4-bit Full Adder

```
4-bit full adder coding is as follows:
    module add(a,b,cin,sum,cout);
    input [3:0] a,b;
    input cin;
    output [3:0] sum;
    output cout;
    assign {cout,sum}=a+b+cin;
    endmodule
4-bit Half Adder
    4-bit half added coding is as follows:
    module add(a,b,sum,cout);
    input [3:0] a,b;
    output [3:0] sum;
    output cout;
    assign {cout,sum}=a+b;
    endmodule
```

#### 3.2.2 SUB

```
module sub(a,b,sub);
input [3:0] a,b;
output [3:0] sub;
assign sub=a-b;
endmodule
```

SUG949-1.4E 10(78)

3 Guideline on CLU Coding 3.3 FF

#### **3.2.3 ADDSUB**

```
module addsub(a,b,c,sum);
input [3:0] a,b;
input c;
output [3:0] sum;
assign sum=c?(a-b):(a+b);
endmodule

module ne(a, b, cout);
input [11:0] a, b;
```

assign cout = (a != b) ? 1'b1 : 1'b0;

output cout;

endmodule

#### 3.3 FF

3.2.4 NE

Flip-flop is a basic cell in the timing circuit. Timing logic in FPGA can be implemented through an FF structure. The commonly used FF includes DFF, DFFE, DFFS, DFFSE, etc. The differences between them are reset and triggering modes. Arora V Flip-flop only supports DFFSE, DFFRE, DFFPE, and DFFCE. This section takes DFFSE, DFFRE, DFFPE, and DFFCE as examples to describe the implementation of Flip-flop. For the implementation of other Flip-flop primitives, see these Flip-flops. When coding the definition of the reg signal, it is recommended to add the initial value, the initial value of different types of registers can be referred to UG288, Gowin Configurable Function Unit (CFU) User Guide.

#### **3.3.1 DFFSE**

```
module dffse_init1 (clk, d, ce, set, q );
input clk, d, ce, set;
output reg q=1'b1;
always @(posedge clk)begin
if (set)begin
q <= 1'b1;
end
else begin
if (ce)begin
```

SUG949-1.4E 11(78)

3 Guideline on CLU Coding 3.3 FF

```
q \le d;
                              end
                         end
                      end
                     endmodule
3.3.2 DFFRE
                     module dffre_init1 (clk, d, ce, rst, q );
                     input clk, d, ce, rst;
                     output reg q= 1'b0;
                     always @(posedge clk)begin
                         if (rst)begin
                              q \le 1'b0;
                         end
                         else begin
                              if (ce)begin
                                   q \le d;
                              end
                         end
                      end
                     endmodule
3.3.3 DFFPE
                     module dffpe_test (clk, d, ce, preset, q );
                     input clk, d, ce, preset;
                     output reg q= 1'b1;
                     always @(posedge clk or posedge preset )begin
                         if (preset)begin
                              q \le 1'b1;
                         end
                         else begin
                              if (ce)begin
                                   q \le d;
                              end
                         end
SUG949-1.4E
                                                                                       12(78)
```

3 Guideline on CLU Coding 3.4 LATCH

end endmodule

#### **3.3.4 DFFCE**

```
module dffce_test (clk, d, ce, clear, q );
input clk, d, ce, clear;
output reg q= 1'b0;
always @(posedge clk or posedge clear )begin
    if (clear)begin
        q <= 1'b0;
end
else begin
    if (ce)begin
        q <= d;
end
end
end
end
end
end
end
endmodule
```

#### **3.4 LATCH**

LATCH is a memory cell circuit and its status can be changed under the specified input level. Arora V LATCH only supports DLCE and DLPE. This section takes DLCE and DLPE as examples to describe the implementation of latch. For the implementation of other latch primitives, see these latches. When coding the definition of the reg signal, it is recommended to add the initial value, the initial value of different types of latches can be referred to <a href="UG288">UG288</a>, <a href="Gowin Configurable Function Unit (CFU) User Guide">Gowin Configurable Function Unit (CFU) User Guide</a>.

#### 3.4.1 DLCE

```
module rtl_DLCE (Q, D, G, CE, CLEAR);
input D, G, CLEAR, CE;
output reg Q=1'b0;
always @(D or G or CLEAR or CE) begin
if (CLEAR)begin
Q <= 1'b0;
```

SUG949-1.4E 13(78)

3 Guideline on CLU Coding 3.4 LATCH

```
end
else begin
if (G && CE)begin
Q <= D;
end
end
end
end
endmodule
```

#### 3.4.2 DLPE

```
module rtl_DLPE (Q, D, G, CE, PRESET);
input D, G, PRESET, CE;
output reg Q= 1'b1;
always @(D or G or PRESET or CE) begin
   if(PRESET)begin
   Q <= 1'b1;
end
else begin
   if (G && CE)begin
   Q <= D;
end
end
end
end
end
end
endmodule
```

SUG949-1.4E 14(78)

## 4 Guideline on BSRAM Coding

Block Memory is a block static random access memory. According to the configuration mode, Block Memory includes single port mode (SP/SPX9), dual port mode (DP/DPX9), semi-dual mode (SDP/SDPX9), and read-only mode (ROM/ROMX9).

## 4.1 DPB/DPX9B

DPB/DPX9B works in dual port mode with its memory space of 16K bit/18K bit. Port A and port B support read/write operations respectively. DPB/DPX9B supports 2 read modes (bypass mode and pipeline mode) and 3 write modes (normal mode, write-through mode and read-before-write mode). This section will take the read address through or not through register and initial value read as examples to introduce the implementation.

#### Note!

For 55nm process devices, the read-before-write write mode coding style is not recommended.

### 4.1.1 Read Address Through Register

When read address through register, it is only supported no control signal. Take DPB in write-through, bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

module normal(data\_outa, data\_ina, addra, clka,cea, wrea,data\_outb, data\_inb, addrb, clkb,ceb, wreb);

```
output [7:0]data_outa,data_outb;
input [7:0]data_ina,data_inb;
input [10:0]addra,addrb;
input clka,wrea,cea;
input clkb,wreb,ceb;
reg [7:0] mem [2047:0];
reg [10:0]addra_reg,addrb_reg;
```

SUG949-1.4E 15(78)

```
always@(posedge clka)begin
    addra reg<=addra;
end
always @(posedge clka)begin
    if (cea & wrea) begin
        mem[addra] <= data ina;
    end
end
assign data outa = mem[addra reg];
always@(posedge clkb)begin
    addrb reg<=addrb;
end
always @(posedge clkb)begin
    if (ceb & wreb) begin
        mem[addrb] <= data inb;
    end
end
assign data_outb = mem[addrb_reg];
endmodule
```

## 4.1.2 Read Address Not Through Register, Output Through Register

When the read address is not through register, the output must pass through register. It is bypass mode after passing through one-stage register, and it is pipeline mode after passing through two-stage register. Take DPB in normal, pipeline and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module normal(data_outa, data_ina, addra, clka, cea, ocea, wrea, rsta, data_outb, data_inb, addrb, clkb, ceb, oceb, wreb, rstb);
output reg [15:0]data_outa,data_outb;
input reg [15:0]data_ina,data_inb;
input [9:0]addra,addrb;
input clka,wrea,cea,ocea,rsta;
```

SUG949-1.4E 16(78)

```
input clkb,wreb,ceb,oceb,rstb;
reg [15:0] mem [1023:0];
reg [15:0] data_outa_reg=16'h0000;
reg [15:0] data_outb_reg=16'h0000;
always@(posedge clka)begin
    if(rsta)begin
        data outa <= 0;
    end
    else begin
        if (ocea)begin
             data_outa <= data_outa_reg;
        end
    end
end
always@(posedge clka)begin
    if(rsta)begin
        data_outa_reg <= 0;
    end
    else begin
        if(cea & !wrea)begin
            data_outa_reg <= mem[addra];
        end
    end
end
always @(posedge clka)begin
    if (cea & wrea) begin
        mem[addra] <= data_ina;
    end
end
always@(posedge clkb )begin
    if(rstb)begin
        data_outb <= 0;
```

SUG949-1.4E 17(78)

```
end
    else begin
        if (oceb)begin
             data_outb <= data_outb_reg;
        end
    end
end
always@(posedge clkb )begin
    if(rstb)begin
        data_outb_reg <= 0;
    end
    else begin
        if(ceb & !wreb)begin
             data_outb_reg <= mem[addrb];
        end
    end
end
always @(posedge clkb)begin
    if (ceb & wreb) begin
        mem[addrb] <= data_inb;
    end
end
endmodule
```

## 4.1.3 Initial Value Assigned When Memory Defined

Only GowinSynthesis supports the initial value assigned when memory defined, and Verilog language needs to select system Verilog. Take DPB in read-before-write, bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module normal(data_outa, data_ina, addra, clka,cea, wrea,rsta,data_outb, data_inb, addrb, clkb,ceb, wreb,rstb); output [3:0]data_outa,data_outb; input [3:0]data_ina,data_inb; input [2:0]addra,addrb; input clka,wrea,cea,rsta;
```

SUG949-1.4E 18(78)

```
input clkb,wreb,ceb,rstb;
reg [3:0] mem [7:0]={4'h1,4'h2,4'h3,4'h4,4'h5,4'h6,4'h7,4'h8};
reg [3:0] data outa=4'h0;
reg [3:0] data_outb=4'h0;
always@(posedge clka)begin
    if(rsta)begin
        data outa <= 0;
    end
    else begin
        if(cea)begin
             data_outa <= mem[addra];
        end
    end
end
always @(posedge clka)begin
    if (cea & wrea) begin
        mem[addra] <= data_ina;
    end
end
always@(posedge clkb)begin
    if(rstb)begin
        data outb <= 0;
    end
    else begin
        if(ceb)begin
             data_outb <= mem[addrb];
        end
    end
end
always @(posedge clkb)begin
```

SUG949-1.4E 19(78)

#### 4.1.4 Initial Value Assigned by readmemb/readmemh

When you use readmemb/readmemh for assignment, you need to pay attention to the path writing. Use '/' as the path delimiter. Take DPB in read-before-write, bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module normal(data outa, data ina, addra, clka,cea,
wrea,rsta,data_outb, data_inb, addrb, clkb,ceb, wreb,rstb);
    output [3:0]data outa,data outb;
    input [3:0]data ina,data inb;
    input [2:0]addra,addrb;
    input clka,wrea,cea,rsta;
    input clkb, wreb, ceb, rstb;
    reg [3:0] mem [7:0];
    reg [3:0] data outa=4'h0;
    reg [3:0] data outb=4'h0;
    initial begin
         $readmemb ("E:/dpb.mi", mem);
    end
    always@(posedge clka)begin
         if(rsta)begin
             data outa <= 0;
        end
        else begin
             if(cea)begin
                  data_outa <= mem[addra];
             end
         end
    end
```

SUG949-1.4E 20(78)

```
always @(posedge clka)begin
    if (cea & wrea) begin
        mem[addra] <= data_ina;
    end
end
always@(posedge clkb)begin
    if(rstb)begin
        data_outb <= 0;
    end
    else begin
        if(ceb)begin
            data_outb <= mem[addrb];
        end
    end
end
always @(posedge clkb)begin
    if (ceb & wreb) begin
        mem[addrb] <= data_inb;
    end
end
endmodule
The writing form of dpb.mi is as follows:
0001
0010
0011
0100
0101
0110
0111
1000
```

SUG949-1.4E 21(78)

#### Note!

If you use path delimiter '\' supported by the windows system, you need to add escape characters, such as, E:\\dpb.mi.

## 4.2 SP/SPX9

SP/SPX9 works in single port mode with a memory space of 16K bit/18K bit. The read and write operations of the single port are controlled by a clock. SP/SPX9 supports two read modes (bypass mode and pipeline mode) and three write modes (normal mode, write-through mode and read-before-write mode). When SP/SPX9 is generated, memory (except in the form of shift register) needs to meet at least one of the following conditions:

- Data bit width \* address depth >= 1024
- 2. Use syn\_ramstyle = "block\_ram".

This section will take read address through or not through register and initial value read as examples to introduce the implementation.

#### 4.2.1 Read Address Through Register

When read address through register, it is only supported with no control signal, and it will generate SP in write-through mode. It will take the output not through register as an example to introduce the implementation. The coding is as follows:

```
module normal(data_out, data_in, addr, clk,ce, wre);
output [9:0]data out;
input [9:0]data in;
input [9:0]addr;
input clk,wre,ce;
reg [9:0] mem [1023:0];
reg [9:0]addr_reg=10'h000;
always@(posedge clk)begin
    addr reg<=addr;
end
always @(posedge clk)begin
    if (ce & wre) begin
         mem[addr] <= data in;
    end
end
assign data_out = mem[addr_reg];
```

SUG949-1.4E 22(78)

#### endmodule

#### 4.2.2 Read Address Not Through Register, Output Through Register

When the read address is not through register, the output must pass through register. It is bypass mode after passing through one-stage register, and it is pipeline mode after passing through two-stage register. Take SPX9 in write-through, bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module wt(data out, data in, addr, clk,ce, wre,rst);
output reg [17:0]data out=18'h00000;
input [17:0]data_in;
input [9:0]addr;
input clk,wre,ce,rst;
reg [17:0] mem [1023:0];
always@(posedge clk )begin
    if(rst)begin
         data out \leq 0;
    end
    else begin
         if(ce & wre)begin
             data out <= data in;
         end
        else begin
             if (ce & !wre)begin
                  data out <= mem[addr];
             end
         end
    end
end
always @(posedge clk)begin
    if (ce & wre)begin
         mem[addr] <= data in;
    end
end
endmodule
```

SUG949-1.4E 23(78)

#### 4.2.3 Initial Value Assigned When Memory Defined

Verilog language needs to select system Verilog. Take SP in read-before-write, bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module rbw(data_out, data_in, addr, clk,ce, wre,rst) /*synthesis
syn ramstyle="block ram"*/;
    output [15:0]data_out;
    input [15:0]data_in;
    input [2:0]addr;
    input clk, wre, ce, rst;
    reg [15:0] mem [7:0]={16'h0123,16'h4567,16'h89ab,16'hcdef,
16'h0147,16'h0258,16'h789a,16'h5678};
    reg [15:0] data out=16'h0000;
    always@(posedge clk )begin
         if(rst)begin
             data out \leq 0;
         end
        else begin
             if(ce)begin
                  data out <= mem[addr];
             end
         end
    end
    always @(posedge clk)begin
         if (ce & wre)begin
             mem[addr] <= data in;
         end
    end
    endmodule
```

## 4.2.4 Initial Value Assigned by readmemb/readmemh

When you use readmemb/readmemh for assignment, you need to pay attention to the path writing. Use '/' as the path delimiter. Take SP in normal, pipeline and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module normal(data_out, data_in, addr, clk, ce, oce, wre,
```

SUG949-1.4E 24(78)

```
rst)/*synthesis syn_ramstyle="block_ram"*/;
    output reg [7:0]data_out=8'h00;
    input [7:0]data_in;
    input [2:0]addr;
    input clk,wre,ce,oce,rst;
    reg [7:0] mem [7:0];
    reg [7:0] data_out_reg=8'h00;
    initial begin
        $readmemh ("E:/sp.mi", mem);
    end
    always@(posedge clk )begin
        if(rst)begin
             data_out <= 0;
        end
        else begin
             if(oce)begin
                 data_out <= data_out_reg;
             end
        end
    end
    always@(posedge clk)begin
        if(rst)begin
             data_out_reg <= 0;
        end
        else begin
             if(ce & !wre)begin
                 data_out_reg <= mem[addr];
             end
        end
    end
    always @(posedge clk)begin
        if (ce & wre) begin
             mem[addr] <= data_in;
```

SUG949-1.4E 25(78)

```
end
end
endmodule

The writing form of sp.mi is as follow:
12
34
56
78
9a
bc
de
```

#### 4.2.5 Generated by Shift Register

ff

It needs to meet one of the following conditions when SP/SPX9 generated by shift register:

- 1. memory depth >=5, memory depth \* data bit width >256, and memory depth = 2<sup>n</sup>+ 1;
- 2. Add attribute constraints syn\_srlstyle= "block\_ram", and memory depth =  $2^n + 1$ , and memory depth >= 5.

Take SPX9 in read-before-write, bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module p_seqshift(clk, we, din, dout);

parameter width=18;

parameter depth=17;

input clk, we;

input [width-1:0] din;

output [width-1:0] dout;

reg [width-1:0] regBank[depth-1:0];

always @(posedge clk) begin

if (we) begin

regBank[depth-1:1] <= regBank[depth-2:0];

regBank[0] <= din;
```

SUG949-1.4E 26(78)

```
end
end
assign dout = regBank[depth-1];
endmodule
```

#### 4.2.6 Generated by Decoder

Take SP in read-before-write, bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module top (data_out, data_in, addr, clk,wre,rst)/*synthesis
syn ramstyle="block ram"*/;
    parameter init0 = 16'h1234;
    parameter init1 = 16'h5678;
    parameter init2 = 16'h9abc;
    parameter init3 = 16'h0147;
    output reg[3:0]data_out;
    input [3:0]data_in;
    input [3:0]addr;
    input clk,wre,rst;
    reg [15:0] mem0=init0;
    reg [15:0] mem1=init1;
    reg [15:0] mem2=init2;
    reg [15:0] mem3=init3;
    always @(posedge clk)begin
        if (wre) begin
           mem0[addr] <= data in[0];
           mem1[addr] <= data_in[1];
           mem2[addr] <= data in[2];
           mem3[addr] \le data in[3];
      end
    end
```

SUG949-1.4E 27(78)

always @(posedge clk)begin

## 4.3 SDPB/SDPX9B

SDPB/SDPX9B works in semi-dual port mode with its memory space of 16K bit/18K bit. SDPB/SDPX9B supports two read modes (bypass mode and pipeline mode) and one write mode (normal mode). When SDPB/SDPX9B is generated, memory (except in the form of shift register) needs to meet at least one of the following conditions:

- 1. Data bit width \* address depth >1024
- 2. Use syn ramstyle = "block ram"

#### 4.3.1 Memory Without Initial Value

Take SDPB in bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module normal(dout, din, ada, adb, clka, cea, clkb, ceb, resetb);
output reg[15:0]dout=16'h0000;
input [15:0]din;
input [9:0]ada, adb;
input clka, cea,clkb, ceb, resetb;
reg [15:0] mem [1023:0];

always @(posedge clka)begin
    if (cea )begin
        mem[ada] <= din;
    end
end
```

SUG949-1.4E 28(78)

```
always@(posedge clkb)begin
    if(resetb)begin
        dout <= 0;
    end
    else if(ceb)begin
        dout <= mem[adb];
    end
end</pre>
```

endmodule

## 4.3.2 Initial Value Assigned When Memory Defined

Take SDPB in pipeline and asynchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module normal(data out, data in, addra, addrb, clka, cea, clkb,
ceb,oce, rstb)/*synthesis syn ramstyle="block ram"*/;
    output reg[15:0]data_out=16'h0000;
    input [15:0]data in;
    input [2:0]addra, addrb;
    input clka, cea, clkb, ceb, rstb,oce;
    reg [15:0] mem [7:0]={16'h0123,16'h4567,16'h89ab,16'hcdef,
16'h0147, 16'h0258,16'h789a,16'h5678};
    reg [15:0] data_out_reg=16'h0000;
    always @(posedge clka)begin
        if (cea )begin
             mem[addra] <= data in;
        end
    end
    always@(posedge clkb or posedge rstb)begin
        if(rstb)begin
             data out reg <= 0;
        end
```

SUG949-1.4E 29(78)

## 4.3.3 Initial Value Assigned by readmemb/readmemh

When you use readmemb/readmemh for assignment, you need to pay attention to the path writing. Use '/' as the path delimiter. Take SDPB in bypass and asynchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module normal(dout, din, ada, adb, clka, cea, clkb, ceb, resetb)/*synthesis syn_ramstyle="block_ram"*/;
    output reg[7:0]dout=8'h00;
    input [7:0]din;
    input [2:0]ada, adb;
    input clka, cea,clkb, ceb, resetb;
    reg [7:0] mem [7:0];
    initial begin
        $readmemh ("E:/sdpb.mi", mem);
    end

always @(posedge clka)begin
        if (cea )begin
        mem[ada] <= din;
    end
end
```

SUG949-1.4E 30(78)

```
always@(posedge clkb or posedge resetb)begin
    if(resetb)begin
        dout \le 0;
    end
    else if(ceb)begin
       dout <= mem[adb];
    end
end
endmodule
The writing form of sdpb.mi is as follows:
12
34
56
78
9a
bc
de
```

# 4.3.4 Generated by Shift Register

It needs to meet one of the following conditions when generating B-SRAM based on shift register:

- 1. memory depth >=5, memory depth \* data bit width >256, and memory depth! = 2<sup>n</sup>+ 1;
- 2. Add attribute constraints syn\_srlstyle= "block\_ram", and memory depth! =2<sup>n</sup> + 1, and memory depth >= 5.

Take SDPX9B in bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module p_seqshift(clk, we, din, dout);
parameter width=18;
parameter depth=16;
input clk, we;
input [width-1:0] din;
```

SUG949-1.4E 31(78)

```
output [width-1:0] dout;

reg [width-1:0] regBank[depth-1:0];

always @(posedge clk) begin
    if (we) begin
       regBank[depth-1:1] <= regBank[depth-2:0];
       regBank[0] <= din;
    end
end

assign dout = regBank[depth-1];
endmodule</pre>
```

## 4.3.5 Generated by Different Widths

SDPB is generated in different widths. Take SDPB in bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module normal(dout, din, ada, clka, cea, adb, clkb, ceb, rstb,oce);
parameter adawidth = 8;
parameter diwidth = 6;
parameter adbwidth = 7;
parameter dowidth = 12;

output [dowidth-1:0]dout;
input [diwidth-1:0]din;
input [adawidth-1:0]ada;
input [adbwidth-1:0]adb;
input clka,cea,clkb,ceb,rstb,oce;
reg [diwidth-1:0]mem [2**adawidth-1:0];
reg [dowidth-1:0]dout_reg;
localparam b = 2**adawidth/2**adbwidth;
integer j;

always @(posedge clka)begin
```

SUG949-1.4E 32(78)

```
if (cea)begin
             mem[ada] <= din;
         end
    end
    always@(posedge clkb )begin
         if(rstb)begin
             dout reg \leq 0;
         end
         else begin
             if(ceb)begin
                  for(j = 0; j < b; j = j+1)
                      dout_reg[((j+1)*diwidth-1)-: diwidth]<=
mem[adb*b+j];
             end
         end
    end
    assign dout = dout_reg;
    endmodule
```

## 4.3.6 Generated by Decoder

Take SDPB in bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module top (data_out, data_in, wad, rad,rst, clk,wre)/*synthesis
syn_ramstyle="block_ram"*/;;

parameter init0 = 16'h1234;

parameter init1 = 16'h5678;

parameter init2 = 16'h9abc;

parameter init3 = 16'h0147;

output reg[3:0] data_out;

input [3:0]data_in;

input clk,wre,rst;
```

SUG949-1.4E 33(78)

```
reg [15:0] mem0=init0;
reg [15:0] mem1=init1;
reg [15:0] mem2=init2;
reg [15:0] mem3=init3;
always @(posedge clk)begin
    if (wre) begin
      mem0[wad] \le data in[0];
      mem1[wad] \le data in[1];
      mem2[wad] \le data in[2];
      mem3[wad] \le data_in[3];
  end
end
always @(posedge clk)begin
    if(rst)begin
        data_out<=16'h00;
    end
    else begin
        data out[0] <= mem0[rad];
        data_out[1] <= mem1[rad];
        data_out[2] <= mem2[rad];
        data_out[3] <= mem3[rad];
    end
end
endmodule
```

# 4.4 pROM/pROMX9

ROM/ROMX9 works in read only mode with the memory space of 16K bit/18K bit and supports two read modes (bypass mode and pipeline mode). PROM/pROMX9 can be assigned by case statement, readmemb/readmemh, memory definition, etc. When pROM is generated, memory needs to meet at least one of the following conditions:

1. Data bit width \* address depth >=1024, and the address depth >32.

2. Use syn ramstyle = "block ram"

SUG949-1.4E 34(78)

### 4.4.1 Initial Value Assigned by Cases Statement

Take pROM in bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module normal (clk,rst,ce,addr,dout)/*synthesis
syn_romstyle="block_rom"*/;
    input clk;
    input rst,ce;
    input [4:0] addr;
    output reg [31:0] dout=32'h00000000;
    always @(posedge clk )begin
      if (rst) begin
           dout \le 0;
      end
      else begin
          if(ce)begin
               case(addr)
                       5'h00: dout <= 32'h52853fd5;
                      5'h01: dout <= 32'h38581bd2;
                      5'h02: dout <= 32'h040d53e4;
                      5'h03: dout <= 32'h22ce7d00;
                      5'h04: dout <= 32'h73d90e02;
                      5'h05: dout <= 32'hc0b4bf1c;
                      5'h06: dout <= 32'hec45e626;
                      5'h07: dout <= 32'hd9d000d9;
                      5'h08: dout <= 32'haacf8574;
                      5'h09: dout <= 32'hb655bf16;
                      5'h0a: dout <= 32'h8c565693;
                      5'h0b: dout <= 32'hb19808d0;
                      5'h0c: dout <= 32'he073036e;
                      5'h0d: dout <= 32'h41b923f6;
                      5'h0e: dout <= 32'hdce89022;
                      5'h0f: dout <= 32'hba17fce1;
                      5'h10: dout <= 32'hd4dec5de;
```

SUG949-1.4E 35(78)

```
5'h11: dout <= 32'ha18ad699;
                 5'h12: dout <= 32'h4a734008;
                 5'h13: dout <= 32'h5c32ac0e;
                 5'h14: dout <= 32'h8f26bdd4;
                 5'h15: dout <= 32'hb8d4aab6;
                 5'h16: dout <= 32'hf55e3c77;
                 5'h17: dout <= 32'h41a5d418;
                 5'h18: dout <= 32'hba172648;
                 5'h19: dout <= 32'h5c651d69;
                 5'h1a: dout <= 32'h445469c3;
                 5'h1b: dout <= 32'h2e49668b;
                 5'h1c: dout <= 32'hdc1aa05b;
                 5'h1d: dout <= 32'hcebfe4cd;
                 5'h1e: dout <= 32'h1e1f0f1e;
                 5'h1f: dout <= 32'h86fd31ef;
                 default: dout <= 32'h8e9008a6;
             endcase
      end
  end
end
endmodule
```

## 4.4.2 Initial Value Assigned When Memory Defined

Verilog language needs to select system Verilog. Take pROM in bypass and synchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module prom_inference ( clk, addr,rst, data_out)/* synthesis
syn_romstyle = "block_rom" */;
  input clk;
  input rst;
  input [3:0] addr;
  output reg[3:0] data_out;
  reg [3:0] mem [15:0]={4'h1,4'h2,4'h3,4'h4,4'h5,4'h6,4'h7,4'h8,4'h9,4'ha,4'hb,4'hc,4'hd,4'he,4'hf,4'hd};
```

always @(posedge clk)begin

SUG949-1.4E 36(78)

```
if (rst) begin
    data_out <= 0;
end
    else begin
     data_out <= mem[addr];;
end
end
end
endmodule</pre>
```

### 4.4.3 Initial Value Assigned by readmemb/readmemh

When you use readmemb/readmemh for assignment, you need to pay attention to the path writing. Use '/' as the path delimiter. Take pROM in pipeline and asynchronous reset mode as an example to introduce the implementation. The coding is as follows:

```
module rom_inference ( clk, addr, rst,oce,data_out);
input clk;
input rst,oce;
input [4:0] addr;
output reg [31:0] data_out;
reg [31:0] mem [31:0] /* synthesis syn_romstyle = "block_rom" */;
reg [31:0] data_out_reg;
initial begin
    $readmemh ("E:/prom.ini", mem);
end
always @(posedge clk or posedge rst)begin
    if(rst)begin
         data out reg <=0;
    end
    else begin
         data_out_reg <= mem[addr];
    end
end
always @(posedge clk or posedge rst)begin
    if(rst)begin
```

SUG949-1.4E 37(78)

```
data_out <=0;
    end
    else begin
        data_out <= data_out_reg;
    end
end
endmodule
The writing form of prom.ini is as follows:
11001100
11001100
11001100
11001100
17001100
11001100
16001100
1f001100
11111100
11111100
11001110
11000111
11000111
11001110
11011100
11001110
```

SUG949-1.4E 38(78)

# 5 Guideline on SSRAM Coding

The Shadow Memory can be configured as single port mode, semi-dual port mode and read-only mode.

### 5.1 RAM16S

RAM16S includes RAM16S1, RAM16S2, and RAM16S4. The difference is the width of the output bit. The RAM16S can be written in Decoder, Memory, shift register, etc. When RAM16S is generated, memory (except in the form of shift register) needs to meet at least one of the following conditions:

- 1. Read address and output not through register.
- 2. Output through register, and address depth \* data bit width <=1024.
- 3. Use attribute constraint syn ramstyle= "distributed ram".

## 5.1.1 Generated by Decoder

Take RAM16S4 as an example to introduce the implementation. The coding is as follows:

```
module top (data_out, data_in, addr, clk,wre);
parameter init0 = 16'h1234;
parameter init1 = 16'h5678;
parameter init2 = 16'h9abc;
parameter init3 = 16'h0147;

output [3:0]data_out;
input [3:0]data_in;
input [3:0]addr;
input clk,wre;
reg [15:0] mem0=init0;
```

SUG949-1.4E 39(78)

```
reg [15:0] mem1=init1;
reg [15:0] mem2=init2;
reg [15:0] mem3=init3;
always @(posedge clk)begin
    if (wre) begin
      mem0[addr] <= data in[0];
      mem1[addr] <= data in[1];
      mem2[addr] <= data in[2];
      mem3[addr] \le data in[3];
  end
end
assign data_out[0] = mem0[addr];
assign data_out[1] = mem1[addr];
assign data_out[2] = mem2[addr];
assign data_out[3] = mem3[addr];
endmodule
```

# 5.1.2 Generated by Memory

The memory includes memory without initial value, memory defined with initial value and readmemh/readmemb. For the last two kinds of memory, see <u>4.1.4 Initial Value Assigned by readmemb/readmemh</u> for details.

Take RAM16S4 as an example to introduce the implementation of memory without initial value. The coding is as follows:

```
module normal(data_out, data_in, addr, clk, wre);
output [3:0]data_out;
input [3:0]data_in;
input [3:0]addr;
input clk,wre;
reg [3:0] mem [15:0];
always @(posedge clk)begin
    if ( wre) begin
        mem[addr] <= data_in;
    end
```

SUG949-1.4E 40(78)

```
end
assign data_out = mem[addr];
endmodule
```

## 5.1.3 Generated by Shift Register

It needs to meet at least one of the following conditions.

- 1. memory depth >3, and 8< memory depth \* data bit width <=256, and memory depth= 2<sup>n</sup>.
- 2. Add attribute constraint syn\_srlstyle= "distributed\_ram", and memory depth=2<sup>n</sup>, memory depth >3, and memory depth \* data bit width >8.

Take RAM16S4 generated by GowinSynthesis as an example to introduce the implementation. The coding is as follows:

```
module p_seqshift(clk, we, din, dout);
parameter width=18;
parameter depth=4;
input clk, we;
input [width-1:0] din;
output [width-1:0] dout;

reg [width-1:0] regBank[depth-1:0];

always @(posedge clk) begin
    if (we) begin
        regBank[depth-1:1] <= regBank[depth-2:0];
        regBank[0] <= din;
        end
end

assign dout = regBank[depth-1];
endmodule</pre>
```

SUG949-1.4E 41(78)

### **5.2 RAM16SDP**

RAM16SDP includes RAM16SDP1, RAM16SDP2 and RAM16SDP4. The difference is the width of the output bit. The RAM16SDP can be written in Decoder, Memory, shift register, etc. When RAM16SDP is generated, memory (except in the form of shift register) needs to meet at least one of the following conditions:

- Read address and output not through register.
- 2. Read address or output through register, and address depth \* data bit width <=1024;
- Use attribute constraint syn\_ramstyle= "distributed\_ram".

### 5.2.1 Generated by Decoder

Take RAM16SDP4 as an example to introduce the implementation. The coding is as follows:

```
module top (data out, data in, wad, rad, clk,wre);
parameter init0 = 16'h1234;
parameter init1 = 16'h5678;
parameter init2 = 16'h9abc;
parameter init3 = 16'h0147;
output [3:0]data out;
input [3:0]data_in;
input [3:0]wad,rad;
input clk,wre;
reg [15:0] mem0=init0;
reg [15:0] mem1=init1;
reg [15:0] mem2=init2;
reg [15:0] mem3=init3;
always @(posedge clk)begin
    if (wre) begin
      mem0[wad] \le data in[0];
      mem1[wad] \le data in[1];
      mem2[wad] \le data in[2];
      mem3[wad] \le data in[3];
  end
```

SUG949-1.4E 42(78)

end

```
assign data_out[0] = mem0[rad];
assign data_out[1] = mem1[rad];
assign data_out[2] = mem2[rad];
assign data_out[3] = mem3[rad];
endmodule
```

### 5.2.2 Generated by Memory

The memory includes memory without initial value, memory defined with initial value and readmemh/readmemb. For the last two kinds of memory, see <u>4.1.4 Initial Value Assigned by readmemb/readmemh</u> for details.

Take RAM16SDP4 as an example to introduce the implementation of memory. The coding is as follows:

```
module normal(data_out, data_in, addra, clk, wre, addrb);
output [3:0]data_out;
input [3:0]data_in;
input [3:0] addra ,addrb;
input clk,wre;

reg [3:0] mem [15:0];

always @(posedge clk)begin
    if (wre)begin
        mem[addra] <= data_in;
    end
end

assign data_out = mem[addrb];
endmodule</pre>
```

SUG949-1.4E 43(78)

### 5.2.3 Generated by Shift Register

It needs to meet at least one of the following conditions if the shift register is synthesized as RAM16SDP.

- memory depth >3, memory depth \* data bit width <=256, and memory depth != 2<sup>n</sup>;
- 2. Add attribute constraints syn\_srlstyle= "distributed\_ram", and memory depth=2<sup>n</sup>, memory depth >3, and memory depth \* data bit width >8.

Take RAM16SDP4 generated by GowinSynthesis as an example to introduce the implementation. The coding is as follows:

```
module p_seqshift(clk, we, din, dout);
parameter width=18;
parameter depth=7;
input clk, we;
input [width-1:0] din;
output [width-1:0] dout;

reg [width-1:0] regBank[depth-1:0];

always @(posedge clk) begin
    if (we) begin
        regBank[depth-1:1] <= regBank[depth-2:0];
        regBank[0] <= din;
        end
end

assign dout = regBank[depth-1];
endmodule</pre>
```

SUG949-1.4E 44(78)

### 5.3 ROM16

ROM16 is a read-only memory with address depth 16 and data width1. The memory is initialized using INIT. ROM16 can be written in the form of Decoder, Memory, etc. When ROM16 is synthesized, it needs to add attribute constraint syn\_romstyle ="distributed\_rom".

### 5.3.1 Generated by Decoder

```
module test (addr,dataout)/*synthesis
syn_romstyle="distributed_rom"*/;
    input [3:0] addr;
    output reg dataout=1'h0;
    always @(*)begin
      case(addr)
           4'h0: dataout <= 1'h0;
           4'h1: dataout <= 1'h0;
           4'h2: dataout <= 1'h1;
           4'h3: dataout <= 1'h0;
           4'h4: dataout <= 1'h1:
           4'h5: dataout <= 1'h1;
           4'h6: dataout <= 1'h0;
           4'h7: dataout <= 1'h0;
           4'h8: dataout <= 1'h0;
           4'h9: dataout <= 1'h1;
           4'ha: dataout <= 1'h0;
           4'hb: dataout <= 1'h0;
           4'hc: dataout <= 1'h1;
           4'hd: dataout <= 1'h0;
           4'he: dataout <= 1'h0;
           4'hf: dataout <= 1'h0:
           default: dataout <=
                                  1'h0;
      endcase
    end
    endmodule
```

SUG949-1.4E 45(78)

# 5.3.2 Generated by Memory

The memory includes memory without initial value, memory defined with initial value and readmemh/readmemb. For the last two kinds of memory, see 4.1.4 for details. The coding is as follows:

```
module top (addr,dataout)/*synthesis
syn_romstyle="distributed_rom"*/;
input [3:0] addr;
output reg dataout=1'b0;

parameter init0 = 16'h117a;
reg [15:0] mem0=init0;
always @(*)begin
dataout <= mem0[addr];
end
endmodule
```

SUG949-1.4E 46(78)

# 6 Guideline on DSP Coding<sup>[1]</sup>

#### Note!

[1] For Arora V products DSP coding, you can see 7 Guideline on Arora V DSP Coding.

Digital signal processing (DSP) includes Pre-Adder, MULT, and ALU54D.

### 6.1 Pre-adder

The pre-adder performs the functions of pre-adding, pre-subtracting, and shifting. According to the bit width, a pre-adder includes 9-bit width PADD9 and 18-bit width PADD18. Pre-adder needs to be coupled with Multiplier in order to be inferred.

## 6.1.1 Pre-adding

The PADD9-MULT9X9 through AREG and BREG in synchronous reset mode is used as an example to introduce the implementation of pre-adding function. The coding is as follows:

```
module top(a0, b0, b1, dout, rst, clk, ce); input [7:0] a0; input [7:0] b0; input [7:0] b1; input rst, clk, ce; output [17:0] dout; reg [8:0] p_add_reg=9'h000; reg [7:0] a0_reg=8'h00; reg [7:0] b0_reg=8'h00; reg [7:0] b1_reg=8'h00; reg [17:0] pipe_reg=18'h00000; reg [17:0] s_reg=18'h00000;
```

SUG949-1.4E 47(78)

```
always @(posedge clk)begin
 if(rst)begin
      a0_reg <= 0;
      b0_reg <= 0;
      b1_reg <= 0;
  end else begin
      if(ce)begin
           a0_reg <= a0;
          b0_reg <= b0;
           b1_reg <= b1;
      end
  end
end
always @(posedge clk)begin
 if(rst)begin
         p_add_reg <= 0;</pre>
 end else begin
      if(ce)begin
             p_add_reg <= b0_reg+b1_reg;</pre>
      end
  end
end
always @(posedge clk)
begin
 if(rst)begin
        pipe_reg <= 0;
 end else begin
      if(ce) begin
           pipe_reg <= a0_reg*p_add_reg;
      end
 end
end
```

SUG949-1.4E 48(78)

```
always @(posedge clk)

begin

if(rst)begin

s_reg <= 0;

end else begin

if(ce) begin

s_reg <= pipe_reg;

end

end

end

assign dout = s_reg;

endmodule
```

# 6.1.2 Pre-substracting

The PADD9-MULT9X9 through AREG and BREG in synchronous reset mode is used as an example to introduce the implementation of pre-substracting function. The coding is as follows:

```
module top(a0, b0, b1, dout, rst, clk, ce);
input [7:0] a0;
input [7:0] b0;
input [7:0] b1;
input rst, clk, ce;
output [17:0] dout;
reg [8:0] p_add_reg=9'h000;
reg [7:0] a0_reg=8'h00;
reg [7:0] b0_reg=8'h00;
reg [7:0] b1_reg=8'h00;
reg [17:0] pipe_reg=18'h00000;
reg [17:0] s_reg=18'h00000;
always @(posedge clk)begin
if(rst)begin
a0 reg <= 0;
```

SUG949-1.4E 49(78)

```
b0_{reg} <= 0;
      b1_reg <= 0;
  end else begin
      if(ce)begin
           a0_reg <= a0;
           b0_reg \le b0;
           b1_reg <= b1;
      end
  end
end
always @(posedge clk)begin
  if(rst)begin
        p_add_reg <= 0;
  end else begin
      if(ce)begin
             p_add_reg <= b0_reg-b1_reg;</pre>
      end
  end
end
always @(posedge clk)
begin
  if(rst)begin
         pipe_reg <= 0;
  end else begin
      if(ce) begin
           pipe_reg <= a0_reg*p_add_reg;
      end
  end
end
always @(posedge clk)
begin
 if(rst)begin
```

SUG949-1.4E 50(78)

```
s_reg <= 0;
end else begin
if(ce) begin
s_reg <= pipe_reg;
end
end
end
assign dout = s_reg;
endmodule
```

### 6.1.3 Shifting

The PADD18-MULT18X18 through AREG and BREG in asynchronous reset mode is used as an example to introduce the implementation of shifting function. The coding is as follows:

```
module top(a0, a1, b0, b1, p0, p1, clk, ce, reset);
parameter a_width=18;
parameter b_width=18;
parameter p_width=36;
input [a width-1:0] a0, a1;
input [b_width-1:0] b0, b1;
input clk, ce, reset;
output [p_width-1:0] p0, p1;
wire [b_width-1:0] b0_padd, b1_padd;
reg [b_width-1:0] b0_reg=18'h00000;
reg [b_width-1:0] b1_reg=18'h00000;
reg [b_width-1:0] bX1=18'h00000;
reg [b_width-1:0] bY1=18'h00000;
always @(posedge clk or posedge reset)
begin
 if(reset)begin
      b0 reg <= 0;
      b1 reg \leq 0;
```

SUG949-1.4E 51(78)

```
bX1 \le 0;
      bY1 \le 0;
  end else begin
      if(ce)begin
           b0 \text{ reg} \leq b0;
           b1 reg <= b1;
           bX1 \le b0 \text{ reg};
          bY1 <= b1 reg;
      end
  end
end
assign b0 padd = bX1 + b1 reg;
assign b1 padd= b0 reg + bY1;
assign p0 = a0 * b0_padd;
assign p1 = a1 * b1 padd;
endmodule
```

# 6.2 Multiplier

Multiplier is a DSP multiplier unit. Its input signals are MDIA and MDIB, and output signal is MOUT, and it can realize multiplication: DOUT = A\*B.

Based on bit width, the multiplier can be configured as 9x9, 18x18 and 36x36, which corresponds to MULT9X9, MULT18X18, and MULT36X36 primitives. The MULT18X18 through AREG, BREG OUT\_REG, and PIPE\_REG in asynchronous reset mode is used as an example to introduce the implementation. The coding is as follows:

```
module top(a,b,c,clock,reset,ce);
input signed [17:0] a;
input signed [17:0] b;
input clock;
input reset;
input ce;
output signed [35:0] c;
```

SUG949-1.4E 52(78)

```
reg signed [17:0] ina=18'h00000;
reg signed [17:0] inb=18'h00000;
reg signed [35:0] pp_reg=36'h000000000;
reg signed [35:0] out_reg=36'h000000000;
wire signed [35:0] mult_out;
always @(posedge clock or posedge reset)begin
    if(reset)begin
        ina<=0;
        inb<=0;
    end else begin
        if(ce)begin
             ina<=a;
             inb<=b;
        end
    end
end
assign mult_out=ina*inb;
always @(posedge clock or posedge reset)begin
    if(reset)begin
        pp_reg<=0;
    end else begin
        if(ce)begin
             pp_reg<=mult_out;
        end
    end
end
always @(posedge clock or posedge reset)begin
    if(reset)begin
        out_reg<=0;
    end else begin
        if(ce)begin
             out_reg<=pp_reg;
```

SUG949-1.4E 53(78)

```
end
end
end
assign c=out_reg;
endmodule
```

### 6.3 ALU54D

ALU54D is 54-bit arithmetic logic unit. If ALU54D is synthesized, the data bit width should be in [48, 54]. Otherwise, the attribute constraint syn\_dspstyle= "dsp" should be added. The ALU54D through AREG, BREG, and OUT\_REG in asynchronous reset mode is used as an example to introduce the implementation. The coding is as follows:

```
module top(a, b, s, accload, clk, ce, reset);
parameter width=54;
input signed [width-1:0] a, b;
input accload, clk, ce, reset;
output signed [width-1:0] s;
wire signed [width-1:0] s sel;
reg [width-1:0] a_reg=54'h00000000000000;
reg [width-1:0] b reg=54'h00000000000000;
reg [width-1:0] s reg=54'h00000000000000;
reg acc reg=1'b0;
always @(posedge clk or posedge reset)
begin
  if(reset)begin
      a reg \leq 0;
      b reg \leq 0;
  end else begin
      if(ce)begin
           a_reg <= a;
           b reg \le b;
      end
  end
end
always @(posedge clk)
```

SUG949-1.4E 54(78)

```
begin
 if(ce)begin
      acc reg <= accload;
  end
end
assign s sel = (acc reg == 1)? s:0;
always @(posedge clk or posedge reset)
begin
 if(reset)begin
      s_reg \le 0;
  end else begin
      if(ce)begin
           s reg <= s sel + a reg + b reg;
      end
  end
end
assign s = s reg;
endmodule
```

### 6.4 MULTALU

Multiplier with ALU (MULTALU) is a multiplier with ALU function, including 36X18 bits and 18X18 bits, and MULTALU18X18 only supports instantiation. MULTALU36X18 provides three operations: DOUT=A\*B±C, DOUT= $\Sigma$ (A\*B), DOUT=A\*B+CASI.

### 6.4.1 A\*B±C

The MULTALU36X18AREG through BREG, CREG, PIPE\_REG, and OUT\_REG in asynchronous reset mode is used as an example to introduce the implementation of DOUT=A\*B+C. The coding is as follows:

```
module top(a0, b0, c,s, reset, ce, clock);
parameter a_width=36;
parameter b_width=18;
parameter s_width=54;
input signed [a_width-1:0] a0;
input signed [b_width-1:0] b0;
```

SUG949-1.4E 55(78)

```
input signed [s_width-2:0] c;
input reset, ce, clock;
output signed [s width-1:0] s;
wire signed [s_width-1:0] p0;
reg signed [a width-1:0] a0 reg=36'h000000000;
reg signed [b_width-1:0] b0_reg=18'h00000;
reg signed [s_width-1:0] p0_reg=54'h00000000000000;
reg signed [s width-1:0] o0 reg=54'h00000000000000;
reg signed [s width-2:0] c reg=54'h00000000000000;
always @(posedge clock or posedge reset)begin
  if(reset)begin
      a0_reg <= 0;
      b0 reg <= 0;
      c reg \le 0;
  end else begin
      if(ce)begin
          a0_reg <= a0;
          b0_reg \le b0;
          c_reg <= c;
      end
  end
end
assign p0 = a0_reg * b0_reg;
always @(posedge clock or posedge reset)begin
 if(reset)begin
      p0 reg \le 0;
      o0_{reg} <= 0;
  end else begin
      if(ce)begin
          p0_reg \le p0;
          o0_reg <= p0_reg+c_reg;
      end
  end
```

SUG949-1.4E 56(78)

end

```
assign s = o0_reg;
endmodule
```

## $6.4.2 \sum (A*B)$

The MULTALU36X18 through PIPE\_REG and OUT\_REG in asynchronous reset mode is used as an example to introduce the implementation of DOUT= $\sum$ (A\*B). The coding is as follows:

```
module top(a,b,c,clock,reset,ce);
parameter a width = 36;
parameter b_width = 18;
parameter c_width = 54;
input signed [a width-1:0] a;
input signed [b width-1:0] b;
input clock;
input reset,ce;
output signed [c_width-1:0] c;
reg signed [c_width-1:0] pp_reg=54'h00000000000000;
reg signed [c width-1:0] out reg=54'h00000000000000;
wire signed [c_width-1:0] mult_out,c_sel;
reg acc_reg0=1'b0;
reg acc_reg1=1'b0;
assign mult_out=a*b;
always @(posedge clock or posedge reset) begin
 if(reset)begin
      pp_reg<=0;
  end else begin
      if(ce)begin
           pp reg<=mult out;
      end
  end
end
```

SUG949-1.4E 57(78)

```
always @(posedge clock or posedge reset)

begin

if(reset) begin

out_reg <= 0;

end else if(ce) begin

out_reg <= c + pp_reg;

end

end

assign c=out_reg;

endmodule
```

### 6.4.3 A\*B+CASI

The MULTALU36X18 through PIPE\_REG and OUT\_REG in asynchronous reset mode is used as an example to introduce the implementation of DOUT=A\*B+CASI. The coding is as follows:

```
module top(a0, a1, a2, b0, b1, b2, s, reset, ce, clock);
parameter a width=36;
parameter b_width=18;
parameter s width=54;
input signed [a_width-1:0] a0, a1, a2;
input signed [b_width-1:0] b0, b1, b2;
input reset, ce, clock;
output signed [s width-1:0] s;
wire signed [s width-1:0] p0, p1, p2, s0, s1;
reg signed [s_width-1:0] p0_reg=54'h00000000000000;
reg signed [s_width-1:0] p1_reg=54'h00000000000000;
reg signed [s width-1:0] p2 reg=54'h00000000000000;
reg signed [s_width-1:0] s0_reg=54'h00000000000000;
reg signed [s width-1:0] s1 reg=54'h00000000000000;
reg signed [s width-1:0] o0 reg=54'h00000000000000;
assign p0 = a0 * b0;
assign p1 = a1 * b1;
```

SUG949-1.4E 58(78)

```
assign p2 = a2 * b2;
always @(posedge clock or posedge reset)
begin
 if(reset)begin
      p0_reg <= 0;
      p1_reg <= 0;
      p2_reg \le 0;
      o0_reg <= 0;
  end else begin
      if(ce)begin
          p0_reg <= p0;
          p1_reg <= p1;
          p2_reg \le p2;
          o0_reg <= p0_reg;
      end
 end
end
assign s0 = o0_reg + p1_reg;
always @(posedge clock or posedge reset)
begin
 if(reset)begin
      s0_reg <= 0;
  end else begin
      if(ce)begin
          s0_reg <= s0;
      end
  end
end
assign s1 = s0_reg + p2_reg;
always @(posedge clock or posedge reset)
begin
 if(reset)begin
```

SUG949-1.4E 59(78)

```
s1_reg <= 0;
end else begin
if(ce)begin
s1_reg <= s1;
end
end
end
assign s=s1_reg;
endmodule
```

### 6.5 MULTADDALU

MULTADDALU is the sum of two multipliers with ALU function to realize accumulating or reload operations after sum of multiplication. The corresponding primitive is MULTADDALU18X18. MULTADDALU provides three operations: DOUT=A0\*B0±A1\*B1±C, DOUT= $\sum$ (A0\*B0±A1\*B1), DOUT=A0\*B0±A1\*B1+CASI.

### 6.5.1 A0\*B0±A1\*B1±C

The MULTADDALU18X18 through A0REG, A1REG, B0REG, B1REG, PIPE0\_REG, PIPE1\_REG, and OUT\_REG in asynchronous reset mode is used as an example to introduce the implementation of DOUT= A0\*B0 ± A1\*B1±C. The coding is as follows:

```
module top(a0, a1, b0, b1, c,s, reset, clock, ce);
parameter a0_width=18;
parameter a1_width=18;
parameter b0_width=18;
parameter b1_width=18;
parameter s_width=54;
input signed [a0_width-1:0] a0;
input signed [a1_width-1:0] a1;
input signed [b0_width-1:0] b0;
input signed [b1_width-1:0] b1;
input [53:0] c;
input reset, clock, ce;
output signed [s_width-1:0] s;
wire signed [s_width-1:0] a0 reg=18'h00000;
```

SUG949-1.4E 60(78)

```
reg signed [a1_width-1:0] a1_reg=18'h00000;
reg signed [b0_width-1:0] b0_reg=18'h00000;
reg signed [b1 width-1:0] b1 reg=18'h00000;
reg signed [s_width-1:0] p0_reg=54'h00000000000000;
reg signed [s_width-1:0] p1_reg=54'h00000000000000;
reg signed [s_width-1:0] s_reg=54'h00000000000000;
always @(posedge clock)begin
 if(reset)begin
      a0_reg <= 0;
      a1_reg <= 0;
      b0 reg <= 0;
      b1 reg <= 0;
  end
    else begin
      if(ce)begin
          a0_reg <= a0;
          a1_reg <= a1;
          b0_reg <= b0;
          b1_reg <= b1;
      end
  end
end
assign p0 = a0 reg*b0 reg;
assign p1 = a1_reg*b1_reg;
always @(posedge clock)begin
 if(reset)begin
      p0 reg \le 0;
      p1_reg <= 0;
  end
    else begin
      if(ce)begin
```

SUG949-1.4E 61(78)

```
p0_reg \le p0;
          p1_reg <= p1;
      end
  end
end
assign p = p0_reg + p1_reg+c;
always @(posedge clock)begin
 if(reset)begin
      s_reg \le 0;
  end
    else begin
      if(ce) begin
          s_reg \le p;
      end
  end
end
assign s = s_reg;
endmodule
```

# $6.5.2 \sum (A0*B0\pm A1*B1)$

The MULTADDALU18X18 through PIPE0\_REG, PIPE1\_REG, and OUT\_REG in asynchronous reset mode is used as an example to introduce the implementation of DOUT=  $\sum$ (A0\*B0±A1\*B1). The coding is as follows:

```
module acc(a0, a1, b0, b1, s, accload, ce, reset, clk);
parameter a_width=18;
parameter b_width=18;
parameter s_width=54;
input unsigned [a_width-1:0] a0, a1;
input unsigned [b_width-1:0] b0, b1;
input accload, ce, reset, clk;
```

SUG949-1.4E 62(78)

```
output unsigned [s_width-1:0] s;
wire unsigned [s_width-1:0] s_sel;
wire unsigned [s width-1:0] p0, p1;
reg unsigned [s_width-1:0] p0_reg=54'h00000000000000;
reg unsigned [s width-1:0] p1 reg=54'h00000000000000;
reg unsigned [s_width-1:0] s=54'h00000000000000;
reg acc_reg0=1'b0;
reg acc reg1=1'b0;
assign p0 = a0*b0;
assign p1 = a1*b1;
always @(posedge clk or posedge reset)begin
 if(reset) begin
      p0_{reg} <= 0;
      p1_reg <= 0;
  end else if(ce) begin
      p0_{reg} <= p0;
      p1_reg <= p1;
  end
end
always @(posedge clk)begin
    if(ce) begin
      acc reg0 <= accload;
      acc reg1 <= acc reg0;
  end
end
assign s_sel = (acc_reg1 == 1) ? s : 0;
always @(posedge clk or posedge reset)begin
 if(reset) begin
      s \le 0;
  end else if(ce) begin
      s <= s_sel + p0_reg - p1_reg;
  end
end
```

SUG949-1.4E 63(78)

#### endmodule

### 6.5.3 A0\*B0±A1\*B1+CASI

The MULTADDALU18X18 through PIPE0\_REG, PIPE1\_REG, and OUT\_REG in asynchronous reset mode is used as an example to introduce the implementation of DOUT= A0\*B0±A1\*B1+CASI. The coding is as follows:

```
module top(a0, a1, a2, b0, b1, b2, a3, b3, s, clock, ce, reset);
parameter a width=18;
parameter b_width=18;
parameter s width=54;
input signed [a width-1:0] a0, a1, a2, b0, b1, b2, a3, b3;
input clock, ce, reset;
output signed [s width-1:0] s;
wire signed [s_width-1:0] p0, p1, p2, p3, s0, s1;
reg signed [s width-1:0] p0 reg=54'h00000000000000;
reg signed [s width-1:0] p1 reg=54'h00000000000000;
reg signed [s width-1:0] p2 reg=54'h00000000000000;
reg signed [s width-1:0] p3 reg=54'h00000000000000;
reg signed [s width-1:0] s0 reg=54'h00000000000000;
reg signed [s width-1:0] s1 reg=54'h00000000000000;
reg signed [a width-1:0] a0 reg=18'h00000;
reg signed [a width-1:0] a1 reg=18'h00000;
reg signed [a width-1:0] a2 reg=18'h00000;
reg signed [a_width-1:0] a3_reg=18'h00000;
reg signed [a_width-1:0] b0_reg=18'h00000;
reg signed [a width-1:0] b1 reg=18'h00000;
reg signed [a width-1:0] b2 reg=18'h00000;
reg signed [a_width-1:0] b3_reg=18'h00000;
always @(posedge clock or posedge reset)begin
 if(reset)begin
      a0 reg \leq 0;
      a1 reg \leq 0;
      a2 reg <= 0;
      a3_reg <= 0;
```

SUG949-1.4E 64(78)

```
b0_reg <= 0;
      b1_reg <= 0;
      b2 reg \le 0;
      b3_reg <= 0;
  end else begin
      if(ce)begin
          a0_reg <= a0;
          a1 reg <= a1;
          a2_reg <= a2;
          a3_reg <= a3;
          b0_reg \le b0;
          b1_reg <= b1;
          b2_reg <= b2;
             b3_reg <= b3;
      end
 end
end
assign p0 = a0_reg*b0_reg;
assign p1 = a1_reg*b1_reg;
assign p2 = a2_reg*b2_reg;
assign p3 = a3_reg*b3_reg;
always @(posedge clock or posedge reset)begin
 if(reset)begin
      p0_reg <= 0;
      p1_reg <= 0;
      p2_reg \le 0;
        p3_reg <= 0;
  end else begin
      if(ce)begin
          p0_reg \le p0;
          p1_reg <= p1;
          p2_reg <= p2;
```

SUG949-1.4E 65(78)

```
p3_reg <= p3;
      end
  end
end
assign s0 = p0_{reg} + p1_{reg};
always @(posedge clock or posedge reset)begin
 if(reset)begin
      s0_reg <= 0;
 end else begin
      if(ce)begin
          s0_reg <= s0;
      end
  end
end
assign s1 = s0_reg + p2_reg - p3_reg;
always @(posedge clock or posedge reset)begin
 if(reset)begin
      s1_reg <= 0;
  end else begin
      if(ce)begin
          s1_reg <= s1;
      end
 end
end
assign s=s1_reg;
endmodule
```

SUG949-1.4E 66(78)

# Guideline on Arora V DSP Coding

Arora V DSP can implement functions of multiplier, pre-adder, MULTADDALU, and shifting. Each DSP has 2 independent clock signals, 2 independent clock enable signals, and 2 independent reset signals.

#### 7.1 Pre-adder

Arora V DSP can implement signed pre-adder with bit width up to 26, and support static/dynamic adding/subtracting operations, and sync/asyn reset modes. Depending on the bit width, MULTALU27X18 and MULT27X36 can be inferred. The pre-adder operation needs to be used in conjunction with multiplier.

## 7.1.1 Static Pre-adding/subtracting

Take MULTALU27X18 as an example to introduce static pre-adding/ subtracting, and the coding is as follows:

```
module top(a,b,d,out);
input signed[15:0]a;
input signed[15:0]b;
input signed[15:0]d;
output signed[31:0]out;
assign out=(a+d)*b;
endmodule
```

## 7.1.2 Dynamic Pre-adding/subtracting

Take MULTALU27X18 as an example to introduce dynamic pre-adding/subtracting, and the coding is as follows:

```
module top(clk,ce,reset,a,b,d,psel,out);
input signed[15:0]a;
input signed[15:0]b;
```

SUG949-1.4E 67(78)

```
input signed[15:0]d;
input psel;
input [1:0]clk,ce,reset;
output reg signed[31:0]out;
reg signed[31:0]preg;
always@(posedge clk[0])begin
    if(reset[0])begin
         preg<=0;
    end
    else begin
         if(ce[0])begin
             preg<=psel ? (a+d)*b : (a-d)*b;
         end
    end
end
always@(posedge clk[1])begin
    if(reset[1])begin
         out<=0:
    end
    else begin
         if(ce[1])begin
             out<=preg;
         end
    end
end
endmodule
```

# 7.2 Multiplier

Arora V DSP can implement signed multiplier with bit width up to 26X36. Depending on the bit width, MULTALU27X18, MULT12X12, and MULT27X36 can be inferred. The MULTALU27X18 through AREG, BREG, PIPE\_REG, and OUT\_REG in asynchronous reset mode as an example, and the coding is as follows:

```
module top(a,b,clk,ce,rst,out); input signed[26:0]a;
```

SUG949-1.4E 68(78)

```
input signed[17:0]b;
input [1:0]clk,ce,rst;
output signed[34:0]out;
reg signed[26:0]a_reg;
reg signed[17:0]b_reg;
reg signed[34:0]pp_reg,out_reg;
always@(posedge clk[0] or posedge rst[0])begin
    if (rst[0])begin
        a_reg<=0;
         b_reg<=0;
    end
    else begin
        if(ce[0])begin
             a_reg<=a;
             b_reg<=b;
        end
    end
end
always@(posedge clk[1] or posedge rst[1])begin
    if (rst[1])begin
         pp_reg<=0;
    end
    else begin
         if(ce[1])begin
             pp_reg<=a_reg*b_reg;
        end
    end
end
always@(posedge clk[1] or posedge rst[1])begin
    if (rst[1])begin
         out_reg<=0;
    end
    else begin
         if(ce[1])begin
```

SUG949-1.4E 69(78)

```
out_reg<=pp_reg;
end
end
end
assign out=out_reg;
endmodule</pre>
```

#### 7.3 MULTALU

Arora V DSP can implement signed MULTALU with bit width up to 27X18, and support static/dynamic adding/subtracting operations, and sync/ async reset modes. Depending on the bit width, MULTALU27X18 and MULTADDALU12X12 can be inferred.

## 7.3.1 Static Adding/Subtracting

Take MULTADDALU12X12 as an example to introduce static pre-adding/subtracting, and the coding is as follows:

```
module top(a,b,d0,d1,out);
input signed[11:0]a;
input signed[11:0]b;
input signed[11:0]d0;
input signed[11:0]d1;
output signed[24:0]out;
assign out=a*b + d0*d1;
endmodule
```

## 7.3.2 Dynamic Adding/Substracting

The MULTADDALU12X12 through AREG, BREG, CREG, PREG, and OREG in synchronous reset is used as an example to introduce static pre-adding/subtracting, and the coding is as follows:

```
module top(a,b,c,clk,ce,rst,sel,addsub,out); input signed[11:0]a; input signed[11:0]b; input signed[47:0]c; input [1:0]clk,ce,rst;
```

SUG949-1.4E 70(78)

```
input sel;
input[1:0] addsub;
output signed[47:0]out;
reg signed[11:0]a_reg;
reg signed[11:0]b_reg;
reg signed[47:0]c_reg;
reg signed[47:0]pp_reg,out_reg;
wire signed[47:0]c_sig;
assign c_sig=sel ? c_reg : 0;
always@(posedge clk[0])begin
    if (rst[0])begin
        a_reg<=0;
         b_reg<=0;
        c_reg<=0;
    end
    else begin
         if(ce[0])begin
             a_reg<=a;
             b_reg<=b;
             c_reg<=c;
        end
    end
end
always@(posedge clk[1])begin
    if (rst[1])begin
         pp_reg<=0;
    end
    else begin
         if(ce[1])begin
             pp_reg<=a_reg*b_reg;
        end
    end
end
```

SUG949-1.4E 71(78)

#### 7.4 MULTADDALU

Arora V DSP can implement signed MULTADDALU with bit width up to 27X18, and support static/dynamic MULTADDALU operation, and sync/async reset modes. Depending on the bit width, MULTALU27X18 and MULTADDALU12X12 can be inferred.

#### 7.4.1 Static MULTADDALU

The MULTALU27X18 through OREG in synchronous reset is used as an example to introduce static MULTADDALU, and the coding is as follows:

```
module top(a,b,clk,ce,rst,out);
parameter widtha=27;
parameter widthb=18;

input signed[26:0]a;
input signed[17:0]b;
input clk,ce,rst;
output signed[44:0]out;
reg signed[44:0]out_reg;
wire signed[44:0]s sel;
```

SUG949-1.4E 72(78)

```
wire signed[44:0]mout;

assign s_sel= out_reg;
assign mout=a*b;
always@(posedge clk)begin
    if (rst)begin
    out_reg<=0;
end
    else begin
        if(ce)begin
        out_reg<=s_sel+mout;
    end
    end
end
assign out=out_reg;
endmodule
```

## 7.4.2 Dynamic MULTADDALU

The MULTALU27X18 through AREG, BREG, and OREG in synchronous reset is used as an example to introduce dynamic MULTADDALU, and the coding is as follows:

```
module top(a,b,clk,ce,rst,accsel,out);
parameter PRE_LOAD = 48'h0000000000012;
input signed[26:0]a;
input signed[17:0]b;
input [1:0]clk,ce,rst;
input accsel;
output signed[44:0]out;
reg signed[44:0]out_reg;
wire signed[44:0]s_sel;
wire signed[44:0]mout;
reg signed[26:0]a_reg;
reg signed[17:0]b_reg;
always@(posedge clk[0])begin
```

SUG949-1.4E 73(78)

```
if (rst[0])begin
        a_reg<=0;
        b reg<=0;
    end
    else begin
        if(ce[0])begin
             a_reg<=a;
             b reg<=b;
        end
    end
end
assign s_sel= accsel == 1'b1 ? out_reg : PRE_LOAD;
assign mout=a_reg*b_reg;
always@(posedge clk[1])begin
    if (rst[1])begin
        out reg<=0;
    end
    else begin
        if(ce[1])begin
             out_reg<=s_sel+mout;
        end
    end
end
assign out=out_reg;
endmodule
```

# 7.5 Cascading

Arora V DSP can implement signed cascading with bit width up to 27X18; MULTALU27X18 and MULTADDALU12X12 support cascading.

## 7.5.1 Static Cascading

Take two MULTADDALU12X12s cascading as an example to introduce static cascading, and the coding is as follows:

SUG949-1.4E 74(78)

```
module top(a,b,d0,d1,a1,b1,d2,d3,out);
input signed[11:0]a,a1;
input signed[11:0]b,b1;
input signed[11:0]d0,d2;
input signed[11:0]d1,d3;
output signed[24:0]out;
assign out=a*b + d0*d1+a1*b1 + d2*d3;
endmodule
```

### 7.5.2 Dynamic Cascading

```
Take two MULTADDALU12X12s cascading as an example to
introduce dynamic cascading, and the coding is as follows:
    module top(clk,ce,rst,sel,a,b,a1,b1,out);
    parameter widtha=27;
    parameter widthb=18;
    parameter widthout=widtha+widthb;
    input signed[widtha-1:0]a,a1;
    input signed[widthb-1:0]b,b1;
    input [1:0]clk,ce,rst;
    input sel;
    output reg signed[widthout:0]out;
    reg signed[widtha-1:0]a_reg,a1_reg;
    reg signed[widthb-1:0]b reg,b1 reg;
    reg signed[widthout-1:0]p0_reg,p1_reg;
    always@(posedge clk[0])begin
         if(rst[0])begin
             a reg \leq 0;
             a1_reg <= 0;
             b reg \leq 0;
             b1 reg \leq 0;
```

SUG949-1.4E 75(78)

end

else begin

if(ce[0])begin

```
a_reg <= a;
             a1_reg <= a1;
             b_reg <= b;
             b1_reg <= b1;
        end
    end
end
always@(posedge clk[1])begin
    if(rst[1])begin
         p0_reg \le 0;
        p1_reg \le 0;
    end
    else begin
         if(ce[1])begin
             p0_reg <= a_reg*b_reg;
             p1_reg <= a1_reg*b1_reg;
        end
    end
end
always@(posedge clk[1])begin
    if(rst[1])begin
        out \leq 0;
    end
    else begin
        if(ce[1])begin
             out <= sel ? p0_reg + p1_reg : p1_reg;
        end
    end
end
endmodule
```

SUG949-1.4E 76(78)

## 7.6 Shifting

Arora V DSP can implement signed shifting with bit width up to 27X18; MULTALU27X18 supports shifting.

Take the input a through two levels of registers as an example, the coding is as follows:

```
module top(a, d0, d1, b0, b1, p0, p1, clk, ce, rst);
input signed[25:0] a,d0,d1;
input signed[17:0] b0,b1;
input clk, ce, rst;
output signed [44:0] p0, p1;
wire signed [26:0] paddsub0, paddsub1;
reg signed [25:0] a_reg0, a_reg1,a_reg2,d0_reg,d1_reg;
always @(posedge clk)
begin
  if(rst)begin
      a_reg0 <= 0;
      a reg1 \leq 0;
         a_reg2 <= 0;
      d0_{reg} \le 0;
      d1 \text{ reg} \leq 0;
  end else begin
      if(ce)begin
             a_reg0 <= a;
             a_reg1 <= a_reg0;
             a_reg2 <= a_reg1;
             d0_reg \le d0;
             d1_reg <= d1;
      end
  end
end
assign paddsub0 = a reg0 + d0 reg;
assign paddsub1 = a reg2 + d1 reg;
```

SUG949-1.4E 77(78)

```
assign p0 = paddsub0 * b0;
assign p1 = paddsub1 * b1;
endmodule
```

SUG949-1.4E 78(78)

