Skip to content

Commit

Permalink
Increase RAM size to 32 KiB on ECP5 devices
Browse files Browse the repository at this point in the history
  • Loading branch information
grahamedgecombe committed Dec 30, 2018
1 parent 546647f commit 820e83c
Show file tree
Hide file tree
Showing 6 changed files with 87 additions and 2 deletions.
2 changes: 1 addition & 1 deletion Makefile
Expand Up @@ -59,7 +59,7 @@ defines.sv: boards/$(BOARD)-defines.sv
start.s: start-$(PROGMEM).s
cp $< $@

progmem.lds: progmem-$(PROGMEM).lds
progmem.lds: arch/$(ARCH)-$(PROGMEM).lds
cp $< $@

time: $(TIME_RPT)
Expand Down
42 changes: 42 additions & 0 deletions arch/ecp5-flash.lds
@@ -0,0 +1,42 @@
ENTRY(start)

MEMORY {
bram (rwx) : ORIGIN = 0x00000000, LENGTH = 32K
flash (rx) : ORIGIN = 0x01100000, LENGTH = 3M
}

SECTIONS {
.text : {
start.o(.text);
*(.text);
*(.text.*);
} > flash

.data : ALIGN(4) {
*(.data);
*(.data.*);

. = ALIGN(4);
} > bram AT> flash

.rodata : {
*(.rodata);
*(.rodata.*);
} > flash

.bss : ALIGN(4) {
*(.bss);
*(.bss.*);

. = ALIGN(4);
} > bram

bss_start = ADDR(.bss);
bss_end = bss_start + SIZEOF(.bss);

data_flash_start = LOADADDR(.data);
data_start = ADDR(.data);
data_end = data_start + SIZEOF(.data);

stack_top = ORIGIN(bram) + LENGTH(bram);
}
35 changes: 35 additions & 0 deletions arch/ecp5-ram.lds
@@ -0,0 +1,35 @@
ENTRY(start)

MEMORY {
bram (rwx) : ORIGIN = 0x00000000, LENGTH = 32K
}

SECTIONS {
.text : {
start.o(.text);
*(.text);
*(.text.*);
} > bram

.data : {
*(.data);
*(.data.*);
} > bram

.rodata : {
*(.rodata);
*(.rodata.*);
} > bram

.bss : ALIGN(4) {
*(.bss);
*(.bss.*);

. = ALIGN(4);
} > bram

bss_start = ADDR(.bss);
bss_end = bss_start + SIZEOF(.bss);

stack_top = ORIGIN(bram) + LENGTH(bram);
}
File renamed without changes.
File renamed without changes.
10 changes: 9 additions & 1 deletion icicle.sv
Expand Up @@ -5,6 +5,12 @@
`include "timer.sv"
`include "uart.sv"

`ifdef ECP5
`define RAM_SIZE 8192
`else
`define RAM_SIZE 2048
`endif

`ifdef SPI_FLASH
`define RESET_VECTOR 32'h01100000
`else
Expand Down Expand Up @@ -154,7 +160,9 @@ module icicle (
logic [31:0] ram_read_value;
logic ram_ready;

ram ram (
ram #(
.SIZE(`RAM_SIZE)
) ram (
.clk(clk),
.reset(reset),

Expand Down

0 comments on commit 820e83c

Please sign in to comment.