Skip to content

Commit

Permalink
WIP: ARM: tegra: Add stub for core regulator of power management cont…
Browse files Browse the repository at this point in the history
…roller

This eases writing new device-trees.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
  • Loading branch information
digetx committed Jan 16, 2022
1 parent 9a049cb commit 91985d9
Show file tree
Hide file tree
Showing 2 changed files with 30 additions and 0 deletions.
15 changes: 15 additions & 0 deletions arch/arm/boot/dts/tegra20.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -701,9 +701,24 @@
status = "disabled";
};

/*
* This stub regulator exists solely for easing of upgrading older
* device-trees to a recent upstream DTSI since regulator is mandatory
* for the core domain. You should replace it with a proper core
* regulator phandle in the board's device-tree.
*/
vdd_pd_core_stub: core-domain-stub-regulator {
compatible = "regulator-fixed";
regulator-name = "vdd_core_stub";
regulator-min-microvolt = <1300000>;
regulator-max-microvolt = <1300000>;
regulator-always-on;
};

tegra_pmc: pmc@7000e400 {
compatible = "nvidia,tegra20-pmc";
reg = <0x7000e400 0x400>;
core-supply = <&vdd_pd_core_stub>;
clocks = <&tegra_car TEGRA20_CLK_PCLK>, <&clk32k_in>;
clock-names = "pclk", "clk32k_in";
#clock-cells = <1>;
Expand Down
15 changes: 15 additions & 0 deletions arch/arm/boot/dts/tegra30.dtsi
Original file line number Diff line number Diff line change
Expand Up @@ -841,9 +841,24 @@
status = "disabled";
};

/*
* This stub regulator exists solely for easing of upgrading older
* device-trees to a recent upstream DTSI since regulator is mandatory
* for the core domain. You should replace it with a proper core
* regulator phandle in the board's device-tree.
*/
vdd_pd_core_stub: core-domain-stub-regulator {
compatible = "regulator-fixed";
regulator-name = "vdd_core_stub";
regulator-min-microvolt = <1350000>;
regulator-max-microvolt = <1350000>;
regulator-always-on;
};

tegra_pmc: pmc@7000e400 {
compatible = "nvidia,tegra30-pmc";
reg = <0x7000e400 0x400>;
core-supply = <&vdd_pd_core_stub>;
clocks = <&tegra_car TEGRA30_CLK_PCLK>, <&clk32k_in>;
clock-names = "pclk", "clk32k_in";
#clock-cells = <1>;
Expand Down

0 comments on commit 91985d9

Please sign in to comment.