# Task Context Switching

Gustavo de Castro Biage Gilson Trombetta Magro Matheus de Oliveira Saldanha

#### What is a Context?

→ In computer science, a context usually means the computational state of a process or thread.

→ The possibility to switch between processes or threads and restore its context allows these structures to share a single CPU, giving the impression of simultaneous execution.

→ This pseudo-parallelism is achieved by preemptive systems and distribution of time slices between processes.

#### Differences between Process and Thread Context


- → The context of a thread usually contains:
  - a set of general purpose registers
  - a program counter (PC)
  - a stack pointer (SP)

→ A process can be defined as a running program. It is loaded into memory and contains information about instructions and data.

- → During a thread context switch the virtual memory space remains the same, since all threads of the same process share the same virtual address space.
  - This is not true during a process context switch.

## What is Context Switching?

Context Switching is the saving and restoring of computational state when switching between different threads or processes, known as tasks.



#### What is a PCB?

A process control block (PCB) is a data structure used by computer operating systems to store all information about a process. It is also known as a process descriptor.


Process-Id
Process state
Process Priority
Accounting
Information
Program Counter
CPU Register
PCB Pointers

CPSR
Restart address
R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14

Process Control Block

# Some performance considerations

- → It takes time to save the context of a process and restore the context of another process.
- → During this time, there is no useful work done by the CPU from the user's perspective.
- → Therefore, context switching is sheer overhead in this condition.




#### Translation Lookaside Buffer

- → The TLB is part of the MMU and can be understood as a cache for the MMU, translating virtual to physical memory addresses.
- TLBs must be flushed after a context switch as it contains invalid cached address translations.
- Recent Intel and AMD processors sport a tagged TLB, which allows you to tag a given translation with a certain address space configuration.
- → Address Space Identifiers (ASIDs) can come in handy.

- → Identifies each address space individually.
- → It is used to determine which address space a TLB entry belongs.
- → It has two different representations, on when using short-description translation table and another when using long-description translation table.
- → Long and short descriptions are mentioned in ARMv7-A and ARMv7-M architecture manual, however, registers descriptions shows that ARMv7 uses short-description.

- → Short-description
  - ◆ ASID value is stored in the CONTEXTIDR register.
  - ◆ ASID value is 8 bits long.




† Current translation table format

- → Long-description
  - ◆ ASID value is stored in the TTRB0 register.
  - ◆ ASID value is 16 bits long.
  - ◆ This image is not from ARMv7.



- → Example 1 ASID substitution.
- → ISB whenever instruction fetches need to explicitly take place after a certain point in the program, for example after memory map updates or after writing code to be executed. (In practice, this means "throw away any prefetched instructions at this point".)



→ Example 2 - ASID substitution

Change ASID to 0 ISB Change Translation Table Base Register ISB Change ASID to new value

- → If ASID has only 8 bits, we can have only 256 different address spaces.
- → If all tasks must have different address spaces, we are also limited up to 256 tasks.

→ Linux (running on ARM) uses a rollover mechanism for ASID, where once the ASID options run out, ASID values are invalidated from the branch predictor, caches and TLBs, and should be allocated again for each process, offering a chance for processes without an ASID to get one.

→ Linux also uses bitmap to manage used ASIDs.

#### Processor modes

- → The ARM processor has many execution modes, this is important for task context switching because some of the indispensable register reads and writes requires it to be running on a privileged mode. Also, privileged modes offer banked registers that allow easier stack manipulation.
- → A process running on user mode will have to enter a privileged mode by an interrupt before switching context. IRQ timer interrupt will bring the processor to IRQ mode, this is an example of an interrupt that can be used to achieve a privileged reschedule.
- Also, system mode has no banked register, this mode allows to update stack pointer registers, among others, for the next user process while in a privileged mode.

## Interrupt Request (IRQ)

- → IRQ or *interrupt request* is a hardware signal sent to the processor that temporarily stops a running program and allows a special program, an interrupt handler, to run instead.
- → In the general case to enter a exception handler, we first must:
  - a. Save the address of the next instruction in the appropriate Link Register LR.
  - b. Copy CPSR to the SPSR of new mode.
  - c. Change the mode by modifying bits in CPSR.
  - d. Fetch next instruction from the vector table.
- → And to exit it:
  - a. Move the Link Register LR (minus an offset) to the PC.
  - b. Copy SPSR back to CPSR, this will automatically changes the mode back to the previous one.
  - c. Clear the interrupt disable flags (if they were set).


# Managing Address Spaces

- → The Translation Table Base Register 0 (TTBR0) holds information regarding the **process page table base address** and the memory it occupies.
- → The Translation Table Base Register 1 (TTBR1) holds information regarding the **system page table base address** and the memory it occupies.
- The Translation Table Base Control Register (TTBCR) determines which of the Translation Table Base Registers, TTBRO or TTBR1, should be used to translate a virtual address when it is not found on the TLB cache.
- → Switching the current address space in the context switch resumes to updating the TTBRO register used on the translating memory address.
- → When TTBRO is update, on systems when ASID value is not used, it is required to invalidate TLB cache to make sure translations will use the new translation table.

# Managing Address Spaces

- → If TTBCR.N == 0, then use TTBR0.
- $\rightarrow$  if TTBCR.N > 0:
  - if bits[31:32-N] of the input VA are all zero then use TTBR0
  - otherwise use TTBR1.
- → For an example, in a situation where TTBCR.N is equal to 0x0, that means that every virtual address will use TTBR0.
- → For another example, TTBCR.N is equal to 0x4, so addresses in the format 0x0XXXXXXX will use TTBR0 as the translation table.

# Managing Address Spaces



- → Here we will demonstrate a simple bare metal ARMv7 context switching implementation.
- → The code will create 3 tasks (main and another 2).
- → A timer is set to raise an IRQ interrupt every 1 second.
- → These tasks will switch context between each other in a Round-Robin fashion.
- → A context switch will take place at every IRQ interrupt.
- → Each task will print its own identifier (0, 1 or 2) and the base address for its page table.

```
typedef struct stack {
10
     volatile unsigned int *stack;
11
         unsigned int stack base[MAX STACK];
12
     } task t;
13
14
     typedef struct {
15
     unsigned int length;
16
     volatile unsigned int current id;
17
     task t task[MAX TASKS];
18
     } scheduler t;
19
20
     scheduler t scheduler;
21
```

```
void create task(void *task entry) {
 unsigned int id = scheduler.length;
 scheduler.task[id].stack = scheduler.task[id].stack base + (MAX STACK - 1);
 *scheduler.task[id].stack-- = (unsigned int) task entry; // r15: pc
 *scheduler.task[id].stack-- = build page table(); // ttbr0
 *scheduler.task[id].stack-- = 0; // r12
 *scheduler.task[id].stack-- = 0; // r11
 *scheduler.task[id].stack-- = 0; // r9
 *scheduler.task[id].stack-- = 0; // r8
 *scheduler.task[id].stack-- = 0; // r6
 *scheduler.task[id].stack-- = 0; // r5
 *scheduler.task[id].stack-- = 0; // r4
 *scheduler.task[id].stack-- = 0; // r2
 *scheduler.task[id].stack-- = 0;
 *scheduler.task[id].stack = 0; // r0
 scheduler.length++;
```

```
int task1() {
int main() {
                       while (1) {
create task(task1);
                       hexstring(1);
create task(task2);
                       io halt();
while (1) {
hexstring(0);
                       return 0;
io halt();
                                   int task2() {
  return 0;
                                    while (1) {
                 .globl io halt
                                    hexstring(2);
                io halt:
                                    io halt();
                    wfi
                    bx lr
                                       return 0;
```

```
ldr r0, = vectors
mcr P15, 0, r0, c12, c0, 0
// initialize MMU
bl mmu init
// initialize IRO stack
msr cpsr c, #MODE IRQ | IRQ BIT | FIQ BIT
bl init irq stack
msr cpsr c, #MODE SVC | IRQ BIT | FIQ BIT
bl init svc stack
bl wart init
bl init timer
// initialize User stack
msr cpsr c, #MODE USR
bl init task
ldr r3, =main
blx r3
bl hand
```

```
void init_irq_stack() {
    irq_stack.stack = irq_stack.stack_base + (MAX_STACK - 1);
    init_asm__("mov sp, %0" : : "r"(irq_stack.stack): );
}

void init_svc_stack() {
    svc_stack.stack = svc_stack.stack_base + (MAX_STACK - 1);
    init_asm__("mov sp, %0" : : "r"(svc_stack.stack): );
}
```

```
void mmu init() {
   invalidate caches();
   clear branch prediction array();
   invalidate tlb();
   enable dside prefetch();
   set domain access();
   dsb();
   isb();
    page tables = (unsigned int*) PAGE TABLES;
    page tables setup(page tables);
    page tables -= 8 << 12;
   enable mmu();
   dsb();
   isb();
   branch prediction enable();
   dsb():
   clear bss();
                                         enum {
```

```
inline void page tables setup(unsigned int* page tables) {
    unsigned int aux = 0x0;
    for (int curr page = 1006; curr page >= 0; curr page--) {
        aux = TTB MEMORY DESCRIPTOR | (curr page << 20);</pre>
        ((unsigned int*) page tables)[curr page] = aux;
    aux = TTB DEVICE DESCRIPTOR | (1007 << 20);</pre>
    ((unsigned int*) page tables)[1007] = aux;
    for (int curr page = 4095; curr page > 1007; curr page--) {
        aux = TTB PERIPHERAL DESCRIPTOR | (curr page << 20);</pre>
        ((unsigned int*) page tables)[curr page] = aux;
unsigned int build page table() {
    unsigned int base = (unsigned int) page tables;
    page tables setup(page tables);
    page tables -= 8 << 12:
    return base;
```

PAGE\_TABLES = 0x3eef0000,

```
.global vectors
vectors:
  b reset handler // Reset
  b undefined handler // Undefined instruction
b svc handler // SVC Handler
b prefetch abort handler // Prefetch abort
  b data abort handler // Data abort
nop // Reserved vector
  b irg handler // IRO Handler
  b fiq handler // FIQ Handler
```

irq handler:

```
push {r0-r12} // save r0-r12
  push {lr} // save lr
  bl exc handler // branch to exc handler
  pop {\r} // restore \r
  pop {r0-r12} // restore r0-r12
  subs pc, lr, #4 // ajust pc and return
void exc handler(void)
if (read coreOtimer pending() & 0x08) {
write cntv tval(cntfrq); // clear CNTV interrupt
asm ("b before context switch"); // go to context switch
```

```
.global before context switch
before context switch:
  pop {r0} · · · · · · · // pop lr onto r0
  sub r0, r0, #4 // adjust lr to pc
  mrs r1, spsr // save cpsr usr (spsr irq) to r1
msr cpsr c, #0x1F // move to System Mode
mrc p15, 0, r2, c2, c0, 0 // save ttbr0 to r2
push {r0} // save lr
  push {r1}  // save spsr irq
  push {r2} // save ttbr0
  msr cpsr c, #0x12 // move to IRQ Mode
  pop {r0-r12} // pop r0-r12
  msr cpsr c, #0x1F // move to System Mode
  push {r0-r12,lr} // save r0-r12
  b schedule "schedule"
```

```
void schedule() {
int current id = scheduler.current id;
 int next id = current id + 1;
 if (next id >= scheduler.length) {
 next id = 0;
· · // get current sp
   scheduler.task[current id].stack = get stack pointer();
// print ttbr0 of next task
 int ttbr0 = *(scheduler.task[next id].stack + 14);
 hexstring(ttbr0);
 // do context switch
   scheduler.current id = next id;
    after context switch(&scheduler.task[current id].stack,
      &scheduler.task[next id].stack);
```

```
.global after context switch
after context switch:
  str sp, [r0] // store sp into PCB of old process
ldr sp, [r1] // load sp from PCB of new process
ldr r2, [sp, #56] // load ttbr0 that was saved previously
ldr r1, [sp, #60] // load spsr irq that was saved previously
mcr p15, 0, r2, c2, c0, 0 // write ttbr0
  msr cpsr, r1 // move to User Mode
  pop {r0-r12,lr} // pop r0-r12 and lr
  add sp, sp, #8 // adjust stack pointer
  pop {pc} // pop pc
```

# Context Switching Code Output

