CPU Design and Implementation

ECE 250 FINAL PROJECT

20/12/2014

HANEEN MOHAMMAD S10102109 AREEJ SABO S12102863 TALA SALLAM S12103228

Abstract

Central processing unit (CPU) is the electronic circuitry within a computer that carries out the instructions of a computer program by performing the basic arithmetic, logical, control and input/output operations specified by the instructions. In this project, a 32-bit non-pipelined processor was design and implementation using VHDL. The processor was tested using a program stored in an instruction memory of type ROM (Read Only Memory). The simulation worked successfully and the ALU Control unit generated outputs for all inputs successfully.

Contents

	Abs	stract		i
	List	of Fig	gures	iii
1	INT	RODU	UCTION AND OVERVIEW	1
	1.1	Softwa	are Used	. 1
	1.2	Systen	n Specification	. 1
	1.3		ction encoding	
	1.4		ling of OPCODES	
	1.5	Algori	thm of the processor	. 2
2	DES	SIGN	AND IMPLEMENTATION	2
	2.1	Modul	le Specification	. 3
		2.1.1	Instruction Memory	
		2.1.2	Data Memory	
		2.1.3	Register Files and Special purpose registers	
		2.1.4	ALU	
		2.1.5	Control Unit	
	2.2	Simula	ation Results	
3	CO	NCLU	SION	7
\mathbf{A}	ppen	dices		8

List of Figures

1	Instruction Memory Simulation results
	Main Memory
3	Program Counter Module
	ALU Module
5	ALU Simulation results
6	Finite State Machine
7	Top module
8	CPU simulation
9	CPU Design

1 INTRODUCTION AND OVERVIEW

A central processing unit (CPU) is the electronic circuitry within a computer that carries out the instructions of a computer program by performing the basic arithmetic, logical, control and input/output operations specified by the instructions. The term has been used in the computer industry at least since the early 1960s. The form, design, and implementation of CPUs have changed over the course of their history, but their fundamental operation remains much the same. Principal components of a CPU include the arithmetic logic unit (ALU), which performs arithmetic and logical operations, and the control unit (CU), which fetches instructions from memory and decodes and executes them, calling on the services of the ALU when necessary. Most modern CPUs are microprocessors, meaning they are contained on a single integrated circuit (IC) chip. Some computers have two or more CPUs on a single chip and thus are capable of multiprocessing. An IC that contains a CPU may also contain memory, peripheral devices, and other components of a computer.

1.1 Software Used

- ISE
- ModelSim

1.2 System Specification

- Data memory of 128B.
- Instruction memory to store the provided program.
- A 32-bit general purpose register: R0 R7.
- Two special purpose registers: PC (program counter), &IR (instruction register)
- Two special purpose registers: MAR (Memory Address Register), & MDR (Memory Data Register)

1.3 Instruction encoding

To encode the instruction, a 16-bit format was chosen as shown in the table below.

3 bits	3 bits	3 bits	7 bits
opcode	REG_OP1	REG_OP2	REG_OP3/IMMEDIATE

1.4 Encoding of OPCODES

With a 3 bit opcode 8 instructions are possible. In our system only 7 are used, which are:

Instruction	OPCODE	Description
XOR	000	Logic XOR for op2 and op3
ADDI	001	Add the value in register[op2] to the immediate value
LOAD	010	load memory[op3] into resgister[op2]
STORE	011	store value in resgister[op2] into memory[op3]
BLT	100	(op1 less than op2)?
BNEQ	101	(op1 == op2) ?
EOP	110	halt program

1.5 Algorithm of the processor

- 1. Instruction is read form the Instruction memory:
 - (a) The address of the instruction given by the Program Counter (PC).
 - (b) After the fetch, the PC is incremented.
 - (c) The instruction is stored in the Instruction Register (IR).
- 2. The instruction in IR is passed to the instruction decoder that passes the opcode to the control unit to execute the instruction accordingly:
 - (a) ADDI: one of the operands of the ALU would be taken from the register file based on the register specified in the instruction IR[9:7] and the second would be an immediate value IR[6:0] and the result would be saved in the register[IR[12:10]].
 - (b) XOR: the two operands of the ALU would be taken from the register file of indexes IR[9:7] and IR[2:0] and the result will be saved in the register[IR[12:10]].
 - (c) BLT: to test if the value in the register of index IR[12:10] I larger than of index IR[9:7]. The two values in the register will be passed to the ALU and the result would be either 1 if condition was true or 0 otherwise. If true update the PC by the value in IR[3:0].
 - (d) BNEQ: same as BLT except it test the equality of the two operands passed to the ALU.
 - (e) LOAD: load from memory of index IR[9:7] into register file of index IR[12:10].
 - (f) STORE: store to memory of index IR[9:7] from register file of index IR[12:10].
 - (g) EOP: end of the program.
- 3. The appropriate data is then written either to the register file, or data memory based on the instruction.

2 DESIGN AND IMPLEMENTATION

In this project a CPU with the previews specification would be designed and implemented in VHDL. The following program is stored in the instruction memory in binary format using the instruction encoding specified above.

• SORT PROGRAM

```
i0: XOR R1 R1 R1// R1=0
```

- i1: ADDI R5 R1 0x50 // R5=80 (0x50)
- i2: ADDI R6 R1 0x4C // R6=76 (0x4C)
- i3: ADDI R2 R1 0x4 // R2 = R1 + 4
- i4: LOAD R3 (R1) // R3=DataMem[R1]
- i5: LOAD R4 (R2) // R4=DataMem[R2]
- i6: BLT R3 R4 i9 // if (R3;R4) jump to instruction i9
- i7: STORE R3 (R2) // DataMem[R2]=R3
- i8: STORE R4 (R1) // DataMem[R1]=R4
- i9: ADDI R2 R2 0x4 // R2=R2+4
- i10: BNEQ R2 R5 i4 // if (R2!=R5) jump to instruction i4 recall that R5 = 80
- i11: ADDI R1 R1 0x4 // R1=R1+4
- i12: BNEQ R1 R6 i3 // if (R1!=R6) jump to instruction i3 recall that R6 = 76
- i13: EOP

During every cycle, the CPU will execute a single instruction and will not move to the next instruction until the present instruction has been completed, and the program counter is updated.

2.1 Module Specification

The following are the major component in the designed CPU. A common input for all the modules is the clock which is used to synchronize the operations between them.

2.1.1 Instruction Memory

Instructions specify commands to Transfer information or Perform arithmetic and logic operations. program is a sequence of instructions to perform a task, and it is stored in the instruction memory. The program to be executed using this CPU has 14 instructions, for that an instruction memory of [16 bits] by [16 bits] were designed and the program provided was stored inside the memory that is read later during instruction fetch. Figure 1 shows the simulation for the instruction memory with test vector for addresses from 0 until 1110 to show the stored instructions inside the memory.

- addr: [3:0] the program counter PC is used to access the instructions in the Instruction memory
- dout: [31:0] Fetch an instruction and save it to the IR register



Figure 1: Instruction Memory Simulation results

2.1.2 Data Memory

Data memory is used for storing data used or processed by the program. It is a sequential component. For the CPU to be designed, it has a128B data memory which would be implemented as [32 bit] by [32 bit] registers. Memory ports: - addr: [4:0] To point to the memory location to be read from or written to. - din: [31:0] The data would be written in the memory. - dout: [31:0] Data read out of the memory - r_{-} w: memory write or read enable. Data on din get written when r_{-} w == 1 is set.




Figure 2: Main Memory

2.1.3 Register Files and Special purpose registers

The register file is sequential component. In this CPU the register file were designed to have 8 registers labeled R0,R1,..R7; each of 32-bits wide. The module has the following ports:

- din: Data to be written in the registers [31:0]
- dout : Data read out of the registers [31:0]
- addr: To specify the register to be written in when write enable is set [2:0]
- en: if set high changes are allowed in the contents of the file
- r_w: if set high data in din is written inside the register pointed to by addr

In addition to the general purpose registers, special registers are used for specific purposes:

Memory Address Register (MAR): 5 bits Address of the memory location to be accessed Memory Data Register (MDR): 32 bit wide, stores data to be read into or read out of the current location

Instruction Register (IR): Instruction that is currently being executed

Program Counter (PC): 4 bits address of the next instruction to be fetched and executed. It either increment automatically or if jump operation it use the address specified in op3 of the instruction. Figure 3 shows the PC module




Figure 3: Program Counter Module

2.1.4 ALU

The ALU component is combinational. It performs the computations required based on the executed instruction and the operands at the inputs.

• dinA: the first operand [31:0] wide

• dinB: the second operand [31:0] wide

• opcode : the operation performed [2:0] wide

• result : results relevant when ADDI or XOR [31:0]

• blt and bneg flags: results relevant when BNEQ or BLT




Figure 4: ALU Module




Figure 5: ALU Simulation results

2.1.5 Control Unit

The Control unit is the heart of the CPU. It direct operations of the processor through setting the control lines as appropriate for the instruction. After studying the instruction set provided the major states was recognized and a state machine diagram for instruction specific was designed Figure 6:

- 1. Instruction fetch
- 2. Instruction decode
- 3. Instruction execute




Figure 6: Finite State Machine

2.2 Simulation Results

At this stage we have designed all the necessary components for single cycle processor. Our next and final task is to merge everything together and simulate the CPU. Each module in isolation was simulated and verified. Figure shows the simulation of the top module which is a top-level schematic that ties all of the system components together. The program comes to halt after 40405 ns Figure 8.




Figure 7: Top module




Figure 8: CPU simulation

3 CONCLUSION

We successfully managed to implement a working CPU. The simulation worked like it was expected. The ALU Control unit generated correct output for every input like it was described. The ALU carried out all the arithmetic operations correctly, and the integrated MUX was performing correctly. For us to be able to accomplish this task we learned a lot of very useful information about how the CPU works. Now we have much better understanding how the CPU works which includes: register file, instruction fetcher, memory, control unit and ALU. The design and implementation can be further improved to improve the performance.

Appendices




Figure 9: CPU Design

Listing 1: Top

```
2 — Engineer: Haneen Mohammed
                   11:07:31 12/13/2014
3 — Create Date:
                   top - Behavioral
4 — Module Name:
5 — Project Name: 32 bits unpiplined CPU
6
8 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
9
 use IEEE.std_logic_unsigned.all;
12 entity top is
13 port (
  clk, reset : IN STDLOGIC
15);
16 end top;
17
  architecture Behavioral of top is
19
  COMPONENT mux
20
     PORT(
21
          inputA : IN
                       std_logic_vector(31 downto 0);
          inputB : IN
                       std_logic_vector(31 downto 0);
23
          sel : IN std_logic;
24
          output : OUT std_logic_vector(31 downto 0)
25
         );
26
     END COMPONENT;
27
28
  COMPONENT mux3b
29
     PORT(
30
          inputA : IN
                      std_logic_vector(2 downto 0);
31
          inputB : IN std_logic_vector(2 downto 0);
32
          sel : IN
                   std_logic;
34
          output : OUT std_logic_vector(2 downto 0)
35
     END COMPONENT;
36
37
  COMPONENT program_counter
38
     PORT(
39
          clk : IN std_logic;
40
          reset : IN std_logic;
41
          42
43
          44
45
          addr: OUT std_logic_vector(3 downto 0) -- defualt
46
     END COMPONENT;
47
48
   COMPONENT instruction_memory
50
     PORT(
```

```
clk : IN std_logic;
51
            en : IN std_logic; —from control
            addr : IN
                       std_logic_vector(3 downto 0); -- from PC
53
            dout : OUT std_logic_vector(15 downto 0) -- to instruction
      decoder
      END COMPONENT;
56
57
    COMPONENT instruction_decoder
58
      PORT(
59
            clk : IN std_logic;
60
            reset : IN
61
                       std_logic;
            en : IN
                    std_logic; —from control
            dbus : IN std_logic_vector(15 downto 0);
63
            opcode : OUT std_logic_vector(2 downto 0);
64
                       std_logic_vector(2 downto 0);
            op1 : OUT
                       std_logic_vector(2 downto 0);
            op2 : OUT
            op3 : OUT
                       std_logic_vector(6 downto 0)
67
      END COMPONENT;
69
70
     COMPONENT ALU
71
      PORT(
72
            clk : IN
                      std_logic;
73
            reset : IN
                       std_logic;
74
            dinA : IN
                      std_logic_vector(31 downto 0);
                       std_logic_vector(31 downto 0);
            dinB : IN
            opcode : IN std_logic_vector(2 downto 0);
77
            result : OUT std_logic_vector(31 downto 0);
78
            bneq, blt: OUT std_logic —to control
79
80
      END COMPONENT;
81
82
83
      COMPONENT memory
84
      PORT(
85
            clk : IN
                      std_logic;
86
            87
88
            reset : IN
                       std_logic;
89
            addr: IN std_logic_vector(4 downto 0); — abus
90
            din: in std_logic_vector(31 downto 0); -- dbus
        dout: out std_logic_vector(31 downto 0) -- dbus
92
93
      END COMPONENT;
94
95
     COMPONENT memory_address_register
96
      PORT(
97
            clk : IN std_logic;
98
         reset : IN
                     std_logic;
            en : IN
                     std_logic; —from control
        r_w : IN std_logic; —from control
         din : IN std_logic_vector(4 downto 0);
102
            dout : OUT std_logic_vector (4 downto 0)
103
104
```

```
END COMPONENT;
105
106
     COMPONENT reg32bits
107
       PORT(
108
            clk: IN std_logic;
         reset : IN
                     std_logic;
            en : IN
                      std_logic; —from control
111
         r_w : IN std_logic; —from control
            din : IN
                      std_logic_vector(31 downto 0);
113
            dout : OUT std_logic_vector (31 downto 0)
114
       END COMPONENT;
116
117
     COMPONENT register_file
118
      PORT(
119
            clk : IN
                       std_logic;
            reset : IN
                        std_logic;
                      std_logic; —from control
std_logic;—from control
            en : IN
            r_w : IN
            dout : OUT std_logic_vector(31 downto 0); -- to mem/alu -- dbus
124
            addr: IN std_logic_vector(2 downto 0); -- from instruction
            din : IN
                      std_logic_vector(31 downto 0) ---from alu/mem
                                                                        -- dbus
126
127
       END COMPONENT;
128
129
   COMPONENT control_unit
130
       PORT(
            clk : IN std_logic;
            reset : IN
                        std_logic;
            crl_pc : OUT std_logic; — to PC
134
                          std_logic; — to PC
            en_pc : OUT
            en_irm : OUT std_logic; — to Instruction Memory
136
            en_id : OUT
                          std_logic; — to Instruction Decoder
137
            opcode : IN
                          std_logic_vector(2 downto 0); — from ALU
138
            alu_mux : OUT std_logic; — t
         r_w_z : OUT std_logic;
140
         en_z : OUT std_logic;
141
142
         r_w_y : OUT std_logic;
         en_y : OUT std_logic;
143
         reg_mux: OUT std_logic;
144
            bneq_alu : IN
                           std_logic;
145
            blt_alu : IN
                           std_logic;
            en_mar : OUT
                           std_logic;
147
         r_w_mar : OUT
                        std_logic;
148
            en_mdr : OUT std_logic;
149
         r_w_mdr : OUT std_logic;
150
            r_w_mem : OUT
                            std_logic;
            en_mem : OUT
                           std_logic;
            en_reg : OUT
                           std_logic;
153
            r_w_reg : OUT std_logic;
154
         sel_mux_addr1 : OUT std_logic;
            sel_mux_addr : OUT std_logic
156
157
           );
       END COMPONENT;
158
159
```

```
160 -- signals for PC
signal addr_pc : std_logic_vector(3 downto 0);
signal en_pc : std_logic;
  signal crl_pc :std_logic;
164
   -- signals for Instruction Memory
165
signal dout_irm : std_logic_vector(15 downto 0);
signal en_irm : std_logic;
  - signals for Instruction decoder
  signal en_id :std_logic;
169
   signal opcode_ird, op1_ird, op2_ird
                                       : std_logic_vector(2 downto 0);
signal op3_ird :std_logic_vector(6 downto 0);
   -- signals for alu
signal bneq_alu, blt_alu :std_logic;
174
  -- signals for mem
signal dout_mem : std_logic_vector(31 downto 0);
signal r_w_mem, en_mem : std_logic := '0';
179 — MAR
signal en_mar : std_logic;
signal dout_mar : std_logic_vector(4 downto 0);
signal r_w_mar : std_logic;
184 — MDR
signal en_mdr : std_logic;
signal dout_mdr : std_logic_vector(31 downto 0);
signal r_w_mdr :std_logic;
188
189 — signals for Reg file
  signal dout_reg :std_logic_vector(31 downto 0);
signal en_reg , r_w_reg :std_logic;
signal sel_mux_alu :std_logic;
  signal sel_mux_reg :std_logic;
195
signal output_mux_alu : std_logic_vector(31 downto 0);
signal output_mux_reg : std_logic_vector(31 downto 0);
signal alu_out : std_logic_vector(31 downto 0);
signal result : std_logic_vector(31 downto 0);
200
201 — z register
signal r_w_z : std_logic;
signal en_z :std_logic;
signal dout_z : std_logic_vector(31 downto 0);
206 -- y register
signal r_w_y :std_logic;
signal en_y :std_logic;
  signal dout_y : std_logic_vector(31 downto 0);
210
211
signal sel_mux_addr1 :std_logic;
signal sel_mux_addr :std_logic;
signal output_mux_addr1 : std_logic_vector(2 downto 0);
```

```
signal output_mux_addr : std_logic_vector(2 downto 0);
216
217
   begin
    ctl: control_unit PORT MAP (
219
               clk \Rightarrow clk,
               reset => reset,
221
               crl_pc \Rightarrow crl_pc, —to pc
               en_pc \Rightarrow en_pc, -- to pc
223
               en_irm => en_irm, -- to instruction mem
224
               en_id \Rightarrow en_id, — to instruction mem
226
               opcode => opcode_ird, -- from decoder
               alu_mux => sel_mux_alu, -- to mux
227
           r_w_z \implies r_w_z,
228
           en_z \Rightarrow en_z,
229
           r_w_y \Rightarrow r_w_y
           en_v \Rightarrow en_v,
231
           reg_mux => sel_mux_reg,
               bneq_alu => bneq_alu, -- from alu
               blt_alu => blt_alu , -- from alu
234
               en_mar \Rightarrow en_mar, --- to mar
235
           r_w_mar \implies r_w_mar,
236
               en_m dr \Rightarrow en_m dr, --- to mar
           r_w_m dr \implies r_w_m dr,
238
               r_w_m = r_w_m = to mem
239
               en\_mem \implies en\_mem \,, \ -\!\!\!-\!\!\!\!- to \ mem
240
               en_reg => en_reg, -- to reg
               r_w_reg \implies r_w_reg, — to reg
242
               sel_mux_addr1 \implies sel_mux_addr1,
243
              sel_mux_addr => sel_mux_addr
244
          );
     pc: program_counter port map(
246
         clk \implies clk,
247
          reset =>
                      reset,
248
                    crl \Rightarrow
250
                          op3_ird(3 downto 0), -- if the instruction specified an
          newAddr \Rightarrow
251
       address to jumb to
          addr =>
                      addr_pc — out to intruction reg
253
     irm: instruction_memory port map(
254
         clk \Rightarrow clk
              => en_irm , -- from control unit
256
          addr \Rightarrow addr_pc, — from PC
257
          dout => dout_irm -- to IR
258
259
260
     );
      ird: instruction_decoder PORT MAP (
261
               clk \implies clk,
262
               reset => reset,
               en => en_id, -- from control unit
264
               dbus => dout_irm, -- from IRM
265
               opcode => opcode_ird, -- to control unit and alu
266
267
               op1 \Rightarrow op1_ird,
               op2 \implies op2\_ird,
268
```

```
op3 \implies op3\_ird
269
      );
270
     y: reg32bits PORT MAP (
               clk \Rightarrow clk,
           reset => reset,
273
              en \implies en\_y , -- from control unit \\
274
           r\_w \implies r\_w\_y , -- \text{ from control unit}
275
              din => dout_reg, -- from register
              dout => dout_y -- to memory
277
278
     mux_alu: mux PORT MAP (
279
              inputA \implies dout_y,
280
              281
              sel => sel_mux_alu,
282
              output => output_mux_alu
283
            );
285
     alu2: ALU PORT MAP (
286
              clk \Rightarrow clk,
               reset => reset,
288
              dinA => dout_reg, -- always from Register
289
              dinB \Rightarrow output\_mux\_alu, — either Register or Immediate value
290
              opcode => opcode_ird, -- should it be only from Ucontroller?
              292
293
           blt=> blt_alu -- to control
294
           );
296
     mux_reg: mux PORT MAP (
297
              inputA \implies dout\_mem,
298
              inputB \implies dout_z,
299
              sel => sel_mux_reg,
300
              output \implies output\_mux\_reg
301
            );
302
     z: reg32bits PORT MAP (
304
               clk \implies clk,
305
           reset => reset,
306
              en => en_z, -- from control unit
307
           r_w \Rightarrow r_w_z, -- from control unit
308
              \dim \Rightarrow alu\_out, -- from register
309
              dout => dout_z -- to memory
311
            );
     mux_reg_addr: mux3b PORT MAP (
312
              input A => op1_ird, -- sel = 1 when alu1 to write to it, and when
313
        jump0
              inputB \Rightarrow op2\_ird, -- sel = 0 when decode
314
               sel \Rightarrow sel_mux_addr1,
315
              output => output_mux_addr1
316
317
     mux_reg_addr2: mux3b PORT MAP (
318
              inputA \Rightarrow output\_mux\_addr1, --sel = 1 when decode, alu1
319
              inputB \Rightarrow op3\_ird(2 \text{ downto } 0), -sel = 0 \text{ when } alu0
320
               sel \Rightarrow sel_mux_addr,
              output => output_mux_addr
322
```

```
);
323
     registers: register_file PORT MAP (
324
               clk \implies clk,
325
               reset => reset,
               en => en_reg, -- from control unit
327
               r\_w \implies r\_w\_reg , -- from control unit
328
               329
               addr => output_mux_addr, — from the instruction
               din => output_mux_reg -- either from mem or result of ALU
331
            );
332
            -reslut alu
          -- XOR R5 R1 R2 : R5 = R1 xor R2
334
            ADDI R5 R1 0x50 : R5 = R1 + 0x50
          ---from mem
336
          -- LOAD R3 (R1) : R3 = DataMem[R1]
337
     ram: memory PORT MAP (
338
               clk \Rightarrow clk,
339
               r_w \Rightarrow r_w_{mem},— from control unit
340
               en => en_mem, -- from control unit
               reset => reset,
342
               addr \Rightarrow dout_mar, -- mar
343
               \dim \implies \operatorname{dout}_{-m} \operatorname{dr}_{+} - \operatorname{from}_{-m} \operatorname{dr}_{+}
344
           dout => dout_mem
            );
346
        used for load and store
347
       - LOAD R3 (R1) : R3 = DataMem[R1]
348
      mar: memory_address_register PORT MAP (
               clk \Rightarrow clk
350
           reset => reset,
351
           en \Rightarrow en\_mar, -- from control unit
352
           r_w => r_w_mar, -- from control unit
353
               din \Rightarrow "00" \& op2\_ird, -- from instruction
354
               dout => dout_mar
355
            );
356
        used for store
357
     -- STORE R3 (R1) : DataMem[R1] = R3
358
     mdr: reg32bits PORT MAP (
359
               clk \Rightarrow clk,
360
           reset => reset,
361
               362
           r_w \Rightarrow r_w_m dr, -- from control unit
363
               din \Rightarrow dout_y, -- from register
               dout => dout_mdr -- to memory
365
            );
366
367
369 end Behavioral;
```

Listing 2: Top Test Bench

```
Top Test Bench
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY top_tb IS
END top_tb;
```

```
8 ARCHITECTURE behavior OF top_tb IS
9
      -- Component Declaration for the Unit Under Test (UUT)
10
      COMPONENT top
      PORT(
            clk : IN std_logic;
14
            reset : IN std_logic
16
      END COMPONENT;
17
18
19
     --Inputs
20
     signal clk : std_logic := '0';
21
     signal reset : std_logic := '1';
     constant clk_period : time := 10 ns;
23
24
25 BEGIN
    -- Instantiate the Unit Under Test (UUT)
27
     uut: top PORT MAP (
28
             clk \implies clk,
             reset => reset
30
           );
31
32
     -- Clock process definitions
     clk_process : process
34
     begin
35
      clk <= '0';
36
      wait for clk_period /2;
      clk <= '1';
38
      wait for clk_period/2;
39
     end process;
40
     -- Stimulus process
41
     stim_proc: process
42
     begin
43
         -- hold reset state for 100 ns.
44
        wait for 100 ns;
      reset \ll '0';
46
      wait for clk_period;
47
      wait for clk_period;
      wait for clk_period;
49
      wait for clk_period;
      wait for clk_period;
51
      wait for clk_period;
      wait for clk_period;
53
      wait for clk_period;
54
         wait;
     end process;
57
58 END;
```

Listing 3: Control Unit

```
2 — Create Date:
                      13:34:43 12/13/2014
                      control_unit - Behavioral
3 — Module Name:
5 library IEEE;
6 use IEEE.STD_LOGIC_1164.ALL;
8 entity control_unit is
  port (
9
     clk, reset: IN STD_LOGIC;
10
     -- pc: program_counter
11
     crl_pc : OUT STDLOGIC; -- crl_pc = 1 => jump to the address
12
     en_pc: OUT STD_LOGIC; — enable the PC -> always = 1
13
     -- irm: instruction_memory
     en_irm: OUT STD_LOGIC;
                               -- set when state == fetch
     — to instruction decoder
     en_id: OUT STD_LOGIC; — set when state = decode
19
20
     — from instruction decoder
21
     opcode: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
23
     -- alu2: ALU
24
     alu_mux : OUT std_logic;
25
     r_w_z : OUT std_logic;
26
     en_z : OUT std_logic;
27
       r_w_y : OUT std_logic;
28
29
     en_y : OUT std_logic;
30
     reg_mux: OUT std_logic;
31
      - this will affect program counter
    -- if set then ctl_pr = 1 and state = jump
33
34
      bneq_alu : IN STDLOGIC;
35
     blt_alu : IN STD_LOGIC;
36
     -- to MAR
38
     en_mar: OUT STD_LOGIC; — enable when load/store
39
     r_w_mar : OUT std_logic;
40
     -- to MDR
42
     en_mdr: OUT STD_LOGIC; -- enable when store
43
44
     r_w_mdr : OUT std_logic;
45
     -- to MEMORY
      r_w_mem: OUT STD_LOGIC; -- set when write | clear when read
46
      en_mem : OUT STD_LOGIC; -- enable when read | write
47
48
     — to register files
     en_reg: OUT STD_LOGIC;
50
```

```
r_w_reg : OUT STD_LOGIC;
       sel_mux_addr1 : OUT std_logic;
             sel_mux_addr : OUT std_logic
    );
54
  end control_unit;
56
57
   architecture Behavioral of control_unit is
59
   type state_type is ( reset_state,
60
         fetch,
61
62
         decode,
         load0, load1,
63
         store0, store1,
64
         alu0, alu1,
         halt,
         jump0, jump1
67
         );
68
  signal state: state_type;
70
   begin
71
72
73
    process (clk) begin
74
       if clk 'event and clk = '1' then
75
          if reset = '1' then state <= reset_state;</pre>
76
          else
            case state is
78
              when reset_state => state <= fetch;
79
            when fetch => state <= decode;
80
            when decode =>
81
                  opcode = "000" or opcode = "001" then state <= alu0;
82
              elsif opcode = "100" or opcode = "101" then state <= jump0;</pre>
83
              elsif opcode = "010" then state <= load0;</pre>
84
              elsif opcode = "011" then state <= store0;</pre>
              elsif opcode = "110" then state <= halt;</pre>
86
              end if;
87
            when load0 \Rightarrow
                              state <= load1;
            when load1 =>
                             state <= fetch;
90
            when store0 => state <= store1;
91
            when store1 =>
                             state <= fetch;
93
            when alu0 => state <= alu1;
94
            when alu1 => state <= fetch;
95
            when halt => state <= halt;
97
98
            when jump0 \Rightarrow
99
              if blt_alu = '1' or bneq_alu = '1' then
100
                state <= jump1;
              else
                state <= fetch;
103
104
              end if;
105
```

```
when jump1 => state <= fetch;
106
           when others => state <= halt;
107
           end case;
108
         end if;
       end if:
110
     end process;
112
     crl_pc <= '1' when state = jump1
113
     else '0';
114
     en_pc \ll '1'
                    when state = fetch
            else '0';
116
     alu_mux \ll 0
                       when opcode = "001" — for immediate
117
            else '1';
118
     reg_mux <= '1'
                        when state = load1 and opcode = "010"
119
           else '0';
     en_{irm} \ll '1' when state = fetch
            else '0';
122
     en_id <= '1' when state = decode
123
            else '0';
124
     en_reg <= '1' when state = decode or state = load0 or state = load1
125
                or state = store0 or state = store1
126
                or state = alu0 or state = alu1
127
                or state = jump0 \quad or state = jump1
128
            else '0';
129
     r_w_reg \ll 1
                       when state = load1 or state = alu1
130
            else '0';
     r_w_z <= 1 when (state = alu0 and opcode = "000") or (state = decode
      and opcode = "001"
     else '0';
134
     en_z <= '1'
                   when state = alu0 or state = alu1 or state = decode
136
            else '0';
137
     r_w_y \ll 1' when state = decode
138
            else '0';
139
                  when state = decode or state = alu0 or state = store0
140
               or state = alu1 or state = jump0 or state = jump1
141
142
            else '0';
     en_mar <= '1' when state = load0 or state = load1 or state = decode
143
               or state = store0 or state = store1
144
            else '0';
145
     r_w_mar \ll 1
                       when state = store0 or state =
                                                          load0-- op 2
146
            else '0';
147
     en_mdr \ll '1' when state = load0 or state =
                                                         load1
148
               or state = store0 or state = store1
149
            else '0';
150
     r_w_m dr \ll '1'
                       when state = store0
151
            else '0';
     en_mem <= '1'
                     when state = load1 or state = store1
            else '0';
154
     r_w_mem \ll 1
                     \frac{\text{when}}{\text{state}} = \text{store1}
            else '0';
156
     sel_mux_addr1 \ll 0 when state = decode - chose op 2
157
        else '1'; — chose op 1
158
159
```

```
sel_mux_addr <= '0' when state = alu0 — chose op3
else '1'; — chose op1 or 2
end Behavioral;
```

Listing 4: ALU

```
2 — Create Date:
                      13:34:01 12/13/2014
3 — Module Name:
                      ALU - Behavioral
4 — Description:
5 — ALU has two inputs data and one output data
6 -- one flag test output to test data it decide if
7 --- we should jumb to a certain instruction or not
8 ---
9 library IEEE;
10 use IEEE.STD_LOGIC_1164.ALL;
11 USE IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_unsigned.all;
  use ieee.std_logic_arith.all;
14
  entity ALU is
  port (
15
     clk, reset : IN std_logic;
    dinA, dinB: IN STDLOGIC-VECTOR(31 DOWNIO 0); — operand 1 and 2
17
    opcode: IN STDLOGIC-VECTOR(2 DOWNIO 0); — to decide the operation
18
    result: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
19
    bneq, blt: OUT STD_LOGIC
20
21
  );
22
  end ALU;
  architecture Behavioral of ALU is
24
25
  begin
26
     process (dinA, dinB, opcode)
27
    begin
28
      case
            opcode
29
        when "000" =>
30
           result <= dinA xor dinB;
31
             bneq \ll 'Z';
             blt \ll 'Z';
33
        when "001" =>
34
           result \ll dinA + dinB;
             bneq \ll 'Z';
             blt <= 'Z';
37
        when "100" \Longrightarrow --blt
38
            if (dinA < dinB) then — is A < B?
39
                blt <= '1';
41
                blt <= '0';
42
          end if;
43
          bneq \ll Z';
44
           result <= "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ;;
45
```

```
when "101" \Longrightarrow —bneq
46
           if ((dinA - dinB) = 0) then — is A=B?
47
               bneq <= '0';
48
             else
               bneq \ll '1';
50
          end if;
           blt <= 'Z';
           result <= "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ;;
        when others =>
54
           bneq \ll Z';
           blt <= 'Z';
           result <= "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ;;
57
      end case;
58
59
    end process;
end Behavioral;
```

Listing 5: Instruction Memory

```
2 — Create Date:
                     23:37:40 12/12/2014
3 — Module Name:
                     instruction_memory - Behavioral
6 library IEEE;
7 use IEEE.STD_LOGIC_1164.ALL;
8 -- for <conv_integer>
  use IEEE.STD_LOGIC_ARITH.all;
10
entity instruction_memory is
12 port (
     clk, en: IN STD_LOGIC;
     addr : IN STDLOGIC_VECTOR(3 DOWNTO 0);
14
      dout : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
  end instruction_memory;
17
18
  architecture Behavioral of instruction_memory is
20
    type reg_array is array (0 to 15) of STDLOGIC-VECTOR(15 downto 0);
21
    signal reg_file : reg_array;
22
23
  begin
    25
    reg_file(1) \le x"34D0"; — initialize
26
    reg_file(2) \le x"38CC"; — initialize
27
    reg_file(3) <= x"2884"; -- initialize
28
    reg_file(4) \le x"4C80"; — initialize
29
    reg_file(5) \ll x"5100"; — initialize
30
    reg_file(6) \le x"8E09"; — initialize
31
    reg_file(7) <= x"6D00"; -- initialize
    reg_file(8) \ll x"7080"; — initialize
```

```
reg_file(9) \ll x"2904"; — initialize
      reg_file(10) <= x"AA84"; — initialize
35
      reg_file (11) <= x"2484"; -- initialize
36
      \begin{array}{lll} \text{reg-file (12)} & <= \text{x"A703"}; & -- \text{ initialize} \\ \text{reg-file (13)} & <= \text{x"C000"}; & -- \text{ initialize} \end{array}
38
      reg_file(14) \ll x"0000"; — initialize
      reg_file (15) <= x"0000"; — initialize
40
41
      dout <= reg_file (conv_integer (Unsigned (addr)))
42
      when en = '1';
43
  end Behavioral;
```

Listing 6: Instruction Decoder

```
2 — Create Date:
                      18:36:24 12/15/2014
3 — Module Name:
                      instruction_decoder - Behavioral
4 — Description:
5 — take the instruction from the IR and decode the instruction then sends
6 -- relevent data to ALU or control unit or Registers
8 library IEEE;
9 use IEEE.STD_LOGIC_1164.ALL;
entity instruction_decoder is
  port (
12
     clk, reset, en: IN STD_LOGIC;
      dbus: IN STD_LOGIC_VECTOR(15 DOWNIO 0);
14
      - control flags from the decoder
     opcode: out STDLOGIC_VECTOR(2 DOWNTO 0); — to alu
16
     op1, op2: out STD_LOGIC_VECTOR(2 DOWNIO 0); — to alu
17
     op3: out STDLOGIC-VECTOR(6 DOWNTO 0) — to alu when xor and addi
18
     -- to memory when load or store
19
20
  end instruction_decoder;
21
22
  architecture Behavioral of instruction_decoder is
24
  signal IR: STD_LOGIC_VECTOR(15 downto 0);
25
26
  begin
27
    process(clk) begin
      if clk'event and clk = '0' then
29
        if reset = '1' then
30
          IR \le x"0000";
31
        elsif en = '1' then
          IR \ll dbus;
        end if;
34
      end if;
35
    end process;
```

 $opcode \ll IR(15 \text{ downto } 13)$;

```
op1 <= IR(12 downto 10);

op2 <= IR(9 downto 7);

op3 <= IR(6 downto 0);

end Behavioral;
```

Listing 7: Memory

```
2 — Create Date:
                      02:04:49 12/18/2014
3 — Module Name:
                    memory - Behavioral
4 — Description:
     -128B = 128 * 8 = 32 * 32
6 - 2^5 = 32
8 library IEEE;
9 use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
11
12 entity memory is
13
  port (
14
      clk, r_w, en, reset: in STD_LOGIC;
        addr: in STD_LOGIC_VECTOR(4 downto 0);
        din: in STD_LOGIC_VECTOR(31 downto 0);
      dout: out STD_LOGIC_VECTOR(31 downto 0)
18);
19 end memory;
20 architecture Behavioral of memory is
  type ram_typ is array(0 to 31) of STDLOGIC_VECTOR(31 downto 0);
22 signal ram: ram_typ;
  begin
23
    process(reset , clk) begin
24
      if reset = '1' then
        for i in 0 to 31 loop
26
          ram(i) \le x"00000000";
27
        end loop;
    elsif clk'event and clk = '0' and r_w = '1' then
29
        ram(conv_integer(unsigned(addr))) <= din;
30
      end if;
31
32
    end process;
    dout <= ram(conv_integer(unsigned(addr)))
33
        when reset = '0' and en = '1' and r_w = '0' else
34
      "ZZZZZZZZZZZZZZZZZZZZZZZZZZZZ;";
35
36 end Behavioral;
```

Listing 8: Register File

```
2 — Create Date: 17:30:18 12/19/2014
3 — Module Name: Register file module — Behavioral
4 — Description: 8 X 32 bits
```

```
7 library IEEE;
8 use IEEE.STD_LOGIC_1164.ALL;
9 -- for <conv_integer>
use IEEE.std_logic_arith.all;
  entity register_file is
13
14
  port (
        -r_{-}w = 0 then read enable else write
      clk, reset, en, r_w : IN STD_LOGIC;
16
     -- for read operation
17
     dout : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
        - for write
19
      addr: IN STDLOGIC_VECTOR(2 DOWNTO 0);
20
     din: IN STDLOGIC_VECTOR(31 DOWNTO 0)
21
22
  end register_file;
23
24
  architecture regArch of register_file is
    type reg_array is array (0 to 7) of std_logic_vector(31 downto 0);
26
    signal reg_file : reg_array;
27
28
29
  begin
    process (clk, reset) begin
30
      if reset = '1' then
31
        for i in 0 to 7 loop
          reg_file(i) <= "00000000000000000000000000000000"; -- initialize
        end loop;
34
      elsif clk'event and clk = '0' and r_w = '1' and en = '1' then - write
35
        reg_file(conv_integer(Unsigned(addr))) <= din;
      end if;
37
    end process;
38
39
    dout <= reg_file (conv_integer (Unsigned (addr)))
40
    when reset = '0' and en = '1' and r_w = '0' else -- read enabled
41
    "ZZZZZZZZZZZZZZZZZZZZZZZZZZZ;;
42
43
44
45 end regArch;
```

Listing 9: Mux of 32 bits

```
2 — Create Date: 17:30:18 12/19/2014
3 — Module Name: mux — Behavioral
4 — Description: Binary Mux, 32 bits wide
5 —
```

```
6 library IEEE;
7 use IEEE.STD_LOGIC_1164.ALL;
8 use IEEE.STD_LOGIC_UNSIGNED.all;
10 entity mux is
11 port (
    inputA : in std_logic_vector (31 downto 0);
    inputB : in std_logic_vector (31 downto 0);
    sel : in std_logic;
14
    output : out std_logic_vector (31 downto 0)
16);
17
  end mux;
18
  architecture Behavioral of mux is
19
20
21 begin
    process (sel, inputA, inputB) begin
22
      if sel = '1' then
      output <= inputA;
24
      output <= inputB;
26
    end if;
27
28
    end process;
30 end Behavioral;
```

Listing 10: Mux of 3 bits

```
17:30:18 12/19/2014
2 — Create Date:
                      mux3b - Behavioral
3 — Module Name:
4 -- Description: Binary Mux, 3 bits wide
6 library IEEE;
7 use IEEE.STD_LOGIC_1164.ALL;
8 use IEEE.std_logic_unsigned.all;
10 entity mux3b is
11 port (
    inputA : in std_logic_vector (2 downto 0);
    inputB : in std_logic_vector (2 downto 0);
    sel : in std_logic;
    output : out std_logic_vector (2 downto 0)
16);
17 end mux3b;
18
  architecture Behavioral of mux3b is
20
21 begin
    process(sel, inputA, inputB) begin
22
      if sel = '1' then
   output <= inputA;
```

```
else
output <= inputB;
end if;
end process;
end Behavioral;</pre>
```

Listing 11: Register of 32 bits

```
2 — Create Date:
                     13:39:20 12/13/2014
                    reg32bits - Behavioral
3 — Module Name:
4 — Description: Register of 32 bits wide
6 library IEEE;
7 use IEEE.STD_LOGIC_1164.ALL;
9 entity reg32bits is
10 port (
     clk, reset, en, r_w: IN STD_LOGIC;
     din: IN STD_LOGIC_VECTOR(31 DOWNIO 0); —from
12
13
      dout : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
     );
14
end reg32bits;
17 architecture Behavioral of reg32bits is
  signal reg_file: std_logic_vector(31 downto 0);
19
 begin
 process (clk, reset) begin
21
     if reset = '1' then
          reg_file <= "0000000000000000000000000000000000"; -- initialize
23
      elsif clk'event and clk = '1' and r_w = '1' and en = '1' then -- write
24
     enabled
        reg_file <= din;
25
      end if;
26
    end process;
27
28
    dout <= reg_file
29
    when reset = '0' and en = '1' and r_w = '0' else -- read enabled
    "ZZZZZZZZZZZZZZZZZZZZZZZZZZZ;;
32 end Behavioral;
```

Listing 12: Memory Address Register

```
2 — Create Date: 13:38:42 12/13/2014
3 — Module Name: memory_address_register - Behavioral
4 — Description:
5 — LOAD R3 (R1): R3 = DataMem[R1]
6 — STORE R3 (R1): DataMem[R1] = R3
```

```
7 -- so for MAR we will write the address (R1) in it
9 library IEEE;
10 use IEEE.STD_LOGIC_1164.ALL;
12 entity memory_address_register is
13
     clk, reset, en, r_w: IN STD_LOGIC;
     din : IN STD_LOGIC_VECTOR(4 DOWNTO 0); —from
      dout : OUT STD_LOGIC_VECTOR(4 DOWNTO 0)
16
17
18 end memory_address_register;
20 architecture Behavioral of memory_address_register is
signal reg_file: std_logic_vector(4 downto 0);
23 begin
process (clk, reset) begin
      if reset = '1' then
26
          reg_file \ll "00000"; -- initialize
27
      elsif clk'event and clk = '1' and r_w = '1' and en='1' then -- write
28
     enabled
        reg_file <= din;
29
      end if;
    end process;
31
32
    dout <= reg_file
33
    when reset = '0' and en = '1' and r_w = '0' else -- read enabled
34
    "ZZZZZ";
35
37 end Behavioral;
```