
CPU Design and Implementation

ECE 250 FINAL PROJECT

20/12/2014

HANEEN MOHAMMAD S10102109

AREEJ SABO S12102863

TALA SALLAM S12103228

Abstract

Central processing unit (CPU) is the electronic circuitry within a computer that carries out the instructions of a computer program by performing the basic arithmetic, logical, control and input/output operations specified by the instructions. In this project, a 32-bit non-pipelined processor was design and implementation using VHDL. The processor was tested using a program stored in an instruction memory of type ROM (Read Only Memory). The simulation worked successfully and the ALU Control unit generated outputs for all inputs successfully.

Contents

| | |
|--------------------------------------------------------------|------------|
| Abstract | i |
| List of Figures | iii |
| 1 INTRODUCTION AND OVERVIEW | 1 |
| 1.1 Software Used | 1 |
| 1.2 System Specification | 1 |
| 1.3 Instruction encoding | 1 |
| 1.4 Encoding of OPCODES | 1 |
| 1.5 Algorithm of the processor | 2 |
| 2 DESIGN AND IMPLEMENTATION | 2 |
| 2.1 Module Specification | 3 |
| 2.1.1 Instruction Memory | 3 |
| 2.1.2 Data Memory | 4 |
| 2.1.3 Register Files and Special purpose registers | 4 |
| 2.1.4 ALU | 5 |
| 2.1.5 Control Unit | 6 |
| 2.2 Simulation Results | 6 |
| 3 CONCLUSION | 7 |
| Appendices | 8 |

List of Figures

| | | |
|---|-------------------------------------------------|---|
| 1 | Instruction Memory Simulation results | 3 |
| 2 | Main Memory | 4 |
| 3 | Program Counter Module | 5 |
| 4 | ALU Module | 5 |
| 5 | ALU Simulation results | 6 |
| 6 | Finite State Machine | 6 |
| 7 | Top module | 7 |
| 8 | CPU simulation | 7 |
| 9 | CPU Design | 8 |

1 INTRODUCTION AND OVERVIEW

A central processing unit (CPU) is the electronic circuitry within a computer that carries out the instructions of a computer program by performing the basic arithmetic, logical, control and input/output operations specified by the instructions. The term has been used in the computer industry at least since the early 1960s. The form, design, and implementation of CPUs have changed over the course of their history, but their fundamental operation remains much the same. Principal components of a CPU include the arithmetic logic unit (ALU), which performs arithmetic and logical operations, and the control unit (CU), which fetches instructions from memory and decodes and executes them, calling on the services of the ALU when necessary. Most modern CPUs are microprocessors, meaning they are contained on a single integrated circuit (IC) chip. Some computers have two or more CPUs on a single chip and thus are capable of multiprocessing. An IC that contains a CPU may also contain memory, peripheral devices, and other components of a computer.

1.1 Software Used

- ISE
- ModelSim

1.2 System Specification

- Data memory of 128B.
- Instruction memory to store the provided program.
- A 32-bit general purpose register: R0 - R7.
- Two special purpose registers: PC (program counter), &IR (instruction register)
- Two special purpose registers: MAR (Memory Address Register), & MDR (Memory Data Register)

1.3 Instruction encoding

To encode the instruction, a 16-bit format was chosen as shown in the table below.

| 3 bits | 3 bits | 3 bits | 7 bits |
|--------|---------|---------|-------------------|
| opcode | REG_OP1 | REG_OP2 | REG_OP3/IMMEDIATE |

1.4 Encoding of OPCODES

With a 3 bit opcode 8 instructions are possible. In our system only 7 are used, which are:

| Instruction | OPCODE | Description |
|-------------|--------|-------------------------------------------------------|
| XOR | 000 | Logic XOR for op2 and op3 |
| ADDI | 001 | Add the value in register[op2] to the immediate value |
| LOAD | 010 | load memory[op3] into resgister[op2] |
| STORE | 011 | store value in resgister[op2] into memory[op3] |
| BLT | 100 | (op1 less than op2) ? |
| BNEQ | 101 | (op1 == op2) ? |
| EOP | 110 | halt program |

1.5 Algorithm of the processor

1. Instruction is read form the Instruction memory:
 - (a) The address of the instruction given by the Program Counter (PC).
 - (b) After the fetch, the PC is incremented.
 - (c) The instruction is stored in the Instruction Register (IR).
2. The instruction in IR is passed to the instruction decoder that passes the opcode to the control unit to execute the instruction accordingly:
 - (a) ADDI: one of the operands of the ALU would be taken from the register file based on the register specified in the instruction IR[9:7] and the second would be an immediate value IR[6:0] and the result would be saved in the register[IR[12:10]].
 - (b) XOR: the two operands of the ALU would be taken from the register file of indexes IR[9:7] and IR[2:0] and the result will be saved in the register[IR[12:10]].
 - (c) BLT: to test if the value in the register of index IR[12:10] I larger than of index IR[9:7]. The two values in the register will be passed to the ALU and the result would be either 1 if condition was true or 0 otherwise. If true update the PC by the value in IR[3:0] .
 - (d) BNEQ: same as BLT except it test the equality of the two operands passed to the ALU.
 - (e) LOAD: load from memory of index IR[9:7] into register file of index IR[12:10].
 - (f) STORE: store to memory of index IR[9:7] from register file of index IR[12:10].
 - (g) EOP: end of the program.
3. The appropriate data is then written either to the register file, or data memory based on the instruction.

2 DESIGN AND IMPLEMENTATION

In this project a CPU with the previews specification would be designed and implemented in VHDL. The following program is stored in the instruction memory in binary format using the instruction encoding specified above.

- SORT PROGRAM

```

i0: XOR R1 R1 R1 // R1=0
i1: ADDI R5 R1 0x50 // R5=80 (0x50)
i2: ADDI R6 R1 0x4C // R6=76 (0x4C)
i3: ADDI R2 R1 0x4 // R2=R1+4
i4: LOAD R3 (R1) // R3=DataMem[R1]
i5: LOAD R4 (R2) // R4=DataMem[R2]
i6: BLT R3 R4 i9 // if (R3<R4) jump to instruction i9
i7: STORE R3 (R2) // DataMem[R2]=R3
i8: STORE R4 (R1) // DataMem[R1]=R4
i9: ADDI R2 R2 0x4 // R2=R2+4
i10: BNEQ R2 R5 i4 // if (R2!=R5) jump to instruction i4 recall that R5 = 80
i11: ADDI R1 R1 0x4 // R1=R1+4
i12: BNEQ R1 R6 i3 // if (R1!=R6) jump to instruction i3 recall that R6 = 76
i13: EOP

```

During every cycle, the CPU will execute a single instruction and will not move to the next instruction until the present instruction has been completed, and the program counter is updated.

2.1 Module Specification

The following are the major component in the designed CPU. A common input for all the modules is the clock which is used to synchronize the operations between them.

2.1.1 Instruction Memory

Instructions specify commands to Transfer information or Perform arithmetic and logic operations. program is a sequence of instructions to perform a task, and it is stored in the instruction memory. The program to be executed using this CPU has 14 instructions, for that an instruction memory of [16 bits] by [16 bits] were designed and the program provided was stored inside the memory that is read later during instruction fetch. Figure 1 shows the simulation for the instruction memory with test vector for addresses from 0 until 1110 to show the stored instructions inside the memory.

- addr: [3:0] the program counter PC is used to access the instructions in the Instruction memory
- dout: [31:0] Fetch an instruction and save it to the IR register




Figure 1: Instruction Memory Simulation results

2.1.2 Data Memory

Data memory is used for storing data used or processed by the program. It is a sequential component. For the CPU to be designed, it has a128B data memory which would be implemented as [32 bit] by [32 bit] registers. Memory ports: - addr: [4:0] To point to the memory location to be read from or written to. - din: [31:0] The data would be written in the memory. - dout: [31:0] Data read out of the memory - r_w: memory write or read enable. Data on din get written when r_w == 1 is set.




Figure 2: Main Memory

2.1.3 Register Files and Special purpose registers

The register file is sequential component. In this CPU the register file were designed to have 8 registers labeled R0,R1,..R7; each of 32-bits wide. The module has the following ports:

- din : Data to be written in the registers [31:0]
- dout : Data read out of the registers [31:0]
- addr : To specify the register to be written in when write enable is set [2:0]
- en: if set high changes are allowed in the contents of the file
- r_w: if set high data in din is written inside the register pointed to by addr

In addition to the general purpose registers, special registers are used for specific purposes:

Memory Address Register (MAR): 5 bits Address of the memory location to be accessed

Memory Data Register (MDR): 32 bit wide, stores data to be read into or read out of the current location

Instruction Register (IR): Instruction that is currently being executed

Program Counter (PC): 4 bits address of the next instruction to be fetched and executed. It either increment automatically or if jump operation it use the address specified in op3 of the instruction. Figure 3 shows the PC module




Figure 3: Program Counter Module

2.1.4 ALU

The ALU component is combinational. It performs the computations required based on the executed instruction and the operands at the inputs.

- `dinA` : the first operand [31:0] wide
- `dinB` : the second operand [31:0] wide
- `opcode` : the operation performed [2:0] wide
- `result` : results relevant when ADDI or XOR [31:0]
- `blt` and `bneg` flags: results relevant when BNEQ or BLT




Figure 4: ALU Module




Figure 5: ALU Simulation results

2.1.5 Control Unit

The Control unit is the heart of the CPU. It direct operations of the processor through setting the control lines as appropriate for the instruction. After studying the instruction set provided the major states was recognized and a state machine diagram for instruction specific was designed Figure 6:

1. Instruction fetch
2. Instruction decode
3. Instruction execute




Figure 6: Finite State Machine

2.2 Simulation Results

At this stage we have designed all the necessary components for single cycle processor. Our next and final task is to merge everything together and simulate the CPU. Each

module in isolation was simulated and verified. Figure shows the simulation of the top module which is a top-level schematic that ties all of the system components together. The program comes to halt after 40405 ns Figure 8.




Figure 7: Top module




Figure 8: CPU simulation

3 CONCLUSION

We successfully managed to implement a working CPU. The simulation worked like it was expected. The ALU Control unit generated correct output for every input like it was described. The ALU carried out all the arithmetic operations correctly, and the integrated MUX was performing correctly. For us to be able to accomplish this task we learned a lot of very useful information about how the CPU works. Now we have much better understanding how the CPU works which includes: register file, instruction fetcher, memory, control unit and ALU. The design and implementation can be further improved to improve the performance.

Appendices




Figure 9: CPU Design

Listing 1: Top

```
1  ---
2  --- Engineer: Haneen Mohammed
3  --- Create Date: 11:07:31 12/13/2014
4  --- Module Name: top - Behavioral
5  --- Project Name: 32 bits uniplined CPU
6  ---
7
8  library IEEE;
9  use IEEE.STD_LOGIC_1164.ALL;
10 use IEEE.std_logic_unsigned.all;
11
12 entity top is
13 port (
14     clk, reset : IN STD_LOGIC
15 );
16 end top;
17
18 architecture Behavioral of top is
19
20     COMPONENT mux
21     PORT(
22         inputA : IN std_logic_vector(31 downto 0);
23         inputB : IN std_logic_vector(31 downto 0);
24         sel : IN std_logic;
25         output : OUT std_logic_vector(31 downto 0)
26     );
27     END COMPONENT;
28
29     COMPONENT mux3b
30     PORT(
31         inputA : IN std_logic_vector(2 downto 0);
32         inputB : IN std_logic_vector(2 downto 0);
33         sel : IN std_logic;
34         output : OUT std_logic_vector(2 downto 0)
35     );
36     END COMPONENT;
37
38     COMPONENT program_counter
39     PORT(
40         clk : IN std_logic;
41         reset : IN std_logic;
42         crl : IN std_logic; --from control
43         en : IN std_logic; --from control
44         newAddr : IN std_logic_vector(3 downto 0); -- from instruction
45         addr : OUT std_logic_vector(3 downto 0) --default
46     );
47     END COMPONENT;
48
49     COMPONENT instruction_memory
50     PORT(
```

```

51     clk : IN    std_logic;
52     en  : IN    std_logic; —from control
53     addr : IN    std_logic_vector(3 downto 0); — from PC
54     dout : OUT   std_logic_vector(15 downto 0) — to instruction
55     decoder
56 );
57     END COMPONENT;
58
59 COMPONENT instruction_decoder
60 PORT(
61     clk : IN    std_logic;
62     reset : IN   std_logic;
63     en  : IN    std_logic; —from control
64     dbus : IN    std_logic_vector(15 downto 0);
65     opcode : OUT  std_logic_vector(2 downto 0);
66     op1 : OUT   std_logic_vector(2 downto 0);
67     op2 : OUT   std_logic_vector(2 downto 0);
68     op3 : OUT   std_logic_vector(6 downto 0)
69 );
70     END COMPONENT;
71
72 COMPONENT ALU
73 PORT(
74     clk : IN    std_logic;
75     reset : IN   std_logic;
76     dinA : IN    std_logic_vector(31 downto 0);
77     dinB : IN    std_logic_vector(31 downto 0);
78     opcode : IN   std_logic_vector(2 downto 0);
79     result : OUT  std_logic_vector(31 downto 0);
80     bneq, blt : OUT std_logic —to control
81 );
82     END COMPONENT;
83
84 COMPONENT memory
85 PORT(
86     clk : IN    std_logic;
87     r_w : IN    std_logic; —from control
88     en  : IN    std_logic; —from control
89     reset : IN   std_logic;
90     addr : IN    std_logic_vector(4 downto 0); — abus
91     din : in     std_logic_vector(31 downto 0); — dbus
92     dout : out   std_logic_vector(31 downto 0) — dbus
93 );
94     END COMPONENT;
95
96 COMPONENT memory_address_register
97 PORT(
98     clk : IN    std_logic;
99     reset : IN   std_logic;
100    en  : IN    std_logic; —from control
101    r_w : IN    std_logic; —from control
102    din : IN    std_logic_vector(4 downto 0);
103    dout : OUT   std_logic_vector(4 downto 0)
104 );

```

```

105     END COMPONENT;
106
107 COMPONENT reg32bits
108     PORT(
109         clk : IN    std_logic;
110         reset : IN    std_logic;
111         en : IN    std_logic; --from control
112         r_w : IN    std_logic; --from control
113         din : IN    std_logic_vector(31 downto 0);
114         dout : OUT   std_logic_vector(31 downto 0)
115     );
116     END COMPONENT;
117
118 COMPONENT register_file
119     PORT(
120         clk : IN    std_logic;
121         reset : IN    std_logic;
122         en : IN    std_logic; --from control
123         r_w : IN    std_logic; --from control
124         dout : OUT   std_logic_vector(31 downto 0); -- to mem/alu -- dbus
125         addr : IN    std_logic_vector(2 downto 0); -- from instruction
126         din : IN    std_logic_vector(31 downto 0) --from alu/mem -- dbus
127     );
128     END COMPONENT;
129
130 COMPONENT control_unit
131     PORT(
132         clk : IN    std_logic;
133         reset : IN    std_logic;
134         crl_pc : OUT   std_logic; -- to PC
135         en_pc : OUT   std_logic; -- to PC
136         en_irm : OUT   std_logic; -- to Instruction Memory
137         en_id : OUT   std_logic; -- to Instruction Decoder
138         opcode : IN    std_logic_vector(2 downto 0); -- from ALU
139         alu_mux : OUT   std_logic; -- t
140         r_w_z : OUT   std_logic;
141         en_z : OUT   std_logic;
142         r_w_y : OUT   std_logic;
143         en_y : OUT   std_logic;
144         reg_mux : OUT   std_logic;
145         bneq_alu : IN    std_logic;
146         blt_alu : IN    std_logic;
147         en_mar : OUT   std_logic;
148         r_w_mar : OUT   std_logic;
149         en_mdr : OUT   std_logic;
150         r_w_mdr : OUT   std_logic;
151         r_w_mem : OUT   std_logic;
152         en_mem : OUT   std_logic;
153         en_reg : OUT   std_logic;
154         r_w_reg : OUT   std_logic;
155         sel_mux_addr1 : OUT std_logic;
156         sel_mux_addr : OUT std_logic
157     );
158     END COMPONENT;
159

```

```

160 -- signals for PC
161 signal addr_pc : std_logic_vector(3 downto 0);
162 signal en_pc : std_logic;
163 signal srl_pc : std_logic;
164
165 -- signals for Instruction Memory
166 signal dout_irm : std_logic_vector(15 downto 0);
167 signal en_irm : std_logic;
168 -- signals for Instruction decoder
169 signal en_id : std_logic;
170 signal opcode_ird, op1_ird, op2_ird : std_logic_vector(2 downto 0);
171 signal op3_ird : std_logic_vector(6 downto 0);
172 -- signals for alu
173 signal bneq_alu, blt_alu : std_logic;
174
175 -- signals for mem
176 signal dout_mem : std_logic_vector(31 downto 0);
177 signal r_w_mem, en_mem : std_logic := '0';
178
179 -- MAR
180 signal en_mar : std_logic;
181 signal dout_mar : std_logic_vector(4 downto 0);
182 signal r_w_mar : std_logic;
183
184 -- MDR
185 signal en_mdr : std_logic;
186 signal dout_mdr : std_logic_vector(31 downto 0);
187 signal r_w_mdr : std_logic;
188
189 -- signals for Reg file
190 signal dout_reg : std_logic_vector(31 downto 0);
191 signal en_reg, r_w_reg : std_logic;
192
193 signal sel_mux_alu : std_logic;
194 signal sel_mux_reg : std_logic;
195
196 signal output_mux_alu : std_logic_vector(31 downto 0);
197 signal output_mux_reg : std_logic_vector(31 downto 0);
198 signal alu_out : std_logic_vector(31 downto 0);
199 signal result : std_logic_vector(31 downto 0);
200
201 -- z register
202 signal r_w_z : std_logic;
203 signal en_z : std_logic;
204 signal dout_z : std_logic_vector(31 downto 0);
205
206 -- y register
207 signal r_w_y : std_logic;
208 signal en_y : std_logic;
209 signal dout_y : std_logic_vector(31 downto 0);
210
211
212 signal sel_mux_addr1 : std_logic;
213 signal sel_mux_addr : std_logic;
214 signal output_mux_addr1 : std_logic_vector(2 downto 0);

```



```

215 signal output_mux_addr : std_logic_vector(2 downto 0);
216
217
218 begin
219   ctl: control_unit PORT MAP (
220     clk => clk ,
221     reset => reset ,
222     crl_pc => crl_pc , -- to pc
223     en_pc => en_pc , -- to pc
224     en_irm => en_irm , -- to instruction mem
225     en_id => en_id , -- to instruction mem
226     opcode => opcode_ird , -- from decoder
227     alu_mux => sel_mux_alu , -- to mux
228     r_w_z => r_w_z ,
229     en_z => en_z ,
230     r_w_y => r_w_y ,
231     en_y => en_y ,
232     reg_mux => sel_mux_reg ,
233     bneq_alu => bneq_alu , -- from alu
234     blt_alu => blt_alu , -- from alu
235     en_mar => en_mar , -- to mar
236     r_w_mar => r_w_mar ,
237     en_mdr => en_mdr , -- to mar
238     r_w_mdr => r_w_mdr ,
239     r_w_mem => r_w_mem , -- to mem
240     en_mem => en_mem , -- to mem
241     en_reg => en_reg , -- to reg
242     r_w_reg => r_w_reg , -- to reg
243     sel_mux_addr1 => sel_mux_addr1 ,
244     sel_mux_addr => sel_mux_addr
245   );
246   pc: program_counter port map(
247     clk => clk ,
248     reset => reset ,
249     crl => crl_pc , -- from control unit
250     en => en_pc , -- from control unit
251     newAddr => op3_ird(3 downto 0) , -- if the instruction specified an
      address to jump to
252     addr => addr_pc -- out to instruction reg
253   );
254   irm: instruction-memory port map(
255     clk => clk ,
256     en => en_irm , -- from control unit
257     addr => addr_pc , -- from PC
258     dout => dout_irm -- to IR
259   );
260
261   ird: instruction_decoder PORT MAP (
262     clk => clk ,
263     reset => reset ,
264     en => en_id , -- from control unit
265     dbus => dout_irm , -- from IRM
266     opcode => opcode_ird , -- to control unit and alu
267     op1 => op1_ird ,
268     op2 => op2_ird ,

```

```

269         op3 => op3_ird
270     );
271     y: reg32bits PORT MAP (
272         clk => clk ,
273         reset => reset ,
274         en => en_y, -- from control unit
275         r_w => r_w_y, -- from control unit
276         din => dout_reg , -- from register
277         dout => dout_y -- to memory
278     );
279     mux_alu: mux PORT MAP (
280         inputA => dout_y ,
281         inputB => "000000000000000000000000" & op3_ird ,
282         sel => sel_mux_alu ,
283         output => output_mux_alu
284     );
285
286     alu2: ALU PORT MAP (
287         clk => clk ,
288         reset => reset ,
289         dinA => dout_reg , -- always from Register
290         dinB => output_mux_alu , -- either Register or Immediate value
291         opcode => opcode_ird , -- should it be only from Ucontroller?
292         result => alu_out , -- always to a register | (result_alu)
293         bneq => bneq_alu , -- to control
294         blt => blt_alu -- to control
295     );
296
297     mux_reg: mux PORT MAP (
298         inputA => dout_mem ,
299         inputB => dout_z ,
300         sel => sel_mux_reg ,
301         output => output_mux_reg
302     );
303
304     z: reg32bits PORT MAP (
305         clk => clk ,
306         reset => reset ,
307         en => en_z, -- from control unit
308         r_w => r_w_z, -- from control unit
309         din => alu_out , -- from register
310         dout => dout_z -- to memory
311     );
312     mux_reg_addr: mux3b PORT MAP (
313         inputA => op1_ird , -- sel = 1 when alu1 to write to it, and when
        jump0
314         inputB => op2_ird , -- sel = 0 when decode
315         sel => sel_mux_addr1 ,
316         output => output_mux_addr1
317     );
318     mux_reg_addr2: mux3b PORT MAP (
319         inputA => output_mux_addr1 , --sel = 1 when decode, alu1
320         inputB => op3_ird(2 downto 0) , --sel = 0 when alu0
321         sel => sel_mux_addr ,
322         output => output_mux_addr

```

```

323     );
324     registers: register_file PORT MAP (
325         clk => clk ,
326         reset => reset ,
327         en => en_reg, -- from control unit
328         r_w => r_w_reg, -- from control unit
329         dout => dout_reg , -- to memory or alu
330         addr => output_mux_addr, -- from the instruction
331         din => output_mux_reg -- either from mem or result of ALU
332     );
333     --result alu
334     -- XOR R5 R1 R2 : R5 = R1 xor R2
335     -- ADDI R5 R1 0x50 : R5 = R1 + 0x50
336     --from mem
337     -- LOAD R3 (R1) : R3 = DataMem[R1]
338     ram: memory PORT MAP (
339         clk => clk ,
340         r_w => r_w_mem, -- from control unit
341         en => en_mem, -- from control unit
342         reset => reset ,
343         addr => dout_mar, -- mar
344         din => dout_mdr, -- from mdr
345         dout => dout_mem
346     );
347     -- used for load and store
348     -- LOAD R3 (R1) : R3 = DataMem[R1]
349     mar: memory_address_register PORT MAP (
350         clk => clk ,
351         reset => reset ,
352         en => en_mar, -- from control unit
353         r_w => r_w_mar, -- from control unit
354         din => "00" & op2_ird, -- from instruction
355         dout => dout_mar
356     );
357     -- used for store
358     -- STORE R3 (R1) : DataMem[R1] = R3
359     mdr: reg32bits PORT MAP (
360         clk => clk ,
361         reset => reset ,
362         en => en_mdr, -- from control unit
363         r_w => r_w_mdr, -- from control unit
364         din => dout_y, -- from register
365         dout => dout_mdr -- to memory
366     );
367
368
369 end Behavioral;

```

Listing 2: Top Test Bench

```

1 -- Top Test Bench
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.ALL;
4
5 ENTITY top_tb IS
6 END top_tb;

```

```

7
8 ARCHITECTURE behavior OF top_tb IS
9
10     — Component Declaration for the Unit Under Test (UUT)
11
12     COMPONENT top
13     PORT(
14         clk : IN    std_logic;
15         reset : IN  std_logic
16     );
17     END COMPONENT;
18
19
20     —Inputs
21     signal clk : std_logic := '0';
22     signal reset : std_logic := '1';
23     constant clk_period : time := 10 ns;
24
25 BEGIN
26
27     — Instantiate the Unit Under Test (UUT)
28     uut: top PORT MAP (
29         clk => clk ,
30         reset => reset
31     );
32
33     — Clock process definitions
34     clk_process : process
35     begin
36         clk <= '0';
37         wait for clk_period/2;
38         clk <= '1';
39         wait for clk_period/2;
40     end process;
41     — Stimulus process
42     stim_proc: process
43     begin
44         — hold reset state for 100 ns.
45         wait for 100 ns;
46         reset <= '0';
47         wait for clk_period;
48         wait for clk_period;
49         wait for clk_period;
50         wait for clk_period;
51         wait for clk_period;
52         wait for clk_period;
53         wait for clk_period;
54         wait for clk_period;
55         wait;
56     end process;
57
58 END;

```

Listing 3: Control Unit

```
1  --  
2  -- Create Date:      13:34:43 12/13/2014  
3  -- Module Name:      control_unit - Behavioral  
4  --  
5  library IEEE;  
6  use IEEE.STD_LOGIC_1164.ALL;  
7  
8  entity control_unit is  
9  port(  
10     clk, reset: IN STD_LOGIC;  
11     -- pc: program_counter  
12     ctrl_pc : OUT STD_LOGIC; -- ctrl_pc = 1 => jump to the address  
13     en_pc: OUT STD_LOGIC; -- enable the PC -> always = 1  
14  
15     -- irm: instruction_memory  
16     en_irm: OUT STD_LOGIC; -- set when state == fetch  
17  
18     -- to instruction decoder  
19     en_id: OUT STD_LOGIC; -- set when state == decode  
20  
21     -- from instruction decoder  
22     opcode: IN  STD_LOGIC_VECTOR(2 DOWNTO 0);  
23  
24     -- alu2: ALU  
25     alu_mux : OUT  std_logic;  
26     r_w_z : OUT  std_logic;  
27     en_z : OUT  std_logic;  
28     r_w_y : OUT  std_logic;  
29     en_y : OUT  std_logic;  
30  
31     reg_mux: OUT  std_logic;  
32     -- this will affect program counter  
33     -- if set then ctrl_pc = 1 and state == jump  
34  
35     bneq_alu : IN STD_LOGIC;  
36     blt_alu : IN STD_LOGIC;  
37  
38     -- to MAR  
39     en_mar: OUT STD_LOGIC; -- enable when load/store  
40     r_w_mar : OUT  std_logic;  
41  
42     -- to MDR  
43     en_mdr: OUT STD_LOGIC; -- enable when store  
44     r_w_mdr : OUT  std_logic;  
45     -- to MEMORY  
46     r_w_mem: OUT STD_LOGIC; -- set when write | clear when read  
47     en_mem : OUT STD_LOGIC; -- enable when read | write  
48  
49     -- to register files  
50     en_reg: OUT STD_LOGIC;
```

```

51     r_w_reg : OUT STD_LOGIC;
52     sel_mux_addr1 : OUT std_logic;
53     sel_mux_addr : OUT std_logic
54 );
55
56 end control_unit;
57
58 architecture Behavioral of control_unit is
59
60 type state_type is ( reset_state ,
61     fetch ,
62     decode ,
63     load0 , load1 ,
64     store0 , store1 ,
65     alu0 , alu1 ,
66     halt ,
67     jump0 , jump1
68 );
69
70 signal state: state_type;
71 begin
72
73
74 process(clk) begin
75     if clk'event and clk = '1' then
76         if reset = '1' then state <= reset_state;
77         else
78             case state is
79                 when reset_state => state <= fetch;
80                 when fetch => state <= decode;
81                 when decode =>
82                     if opcode = "000" or opcode = "001" then state <= alu0;
83                     elsif opcode = "100" or opcode = "101" then state <= jump0;
84                     elsif opcode = "010" then state <= load0;
85                     elsif opcode = "011" then state <= store0;
86                     elsif opcode = "110" then state <= halt;
87                     end if;
88                 when load0 => state <= load1;
89                 when load1 => state <= fetch;
90
91                 when store0 => state <= store1;
92                 when store1 => state <= fetch;
93
94                 when alu0 => state <= alu1;
95                 when alu1 => state <= fetch;
96
97                 when halt => state <= halt;
98
99                 when jump0 =>
100                     if blt_alu = '1' or bneq_alu = '1' then
101                         state <= jump1;
102                     else
103                         state <= fetch;
104                     end if;
105

```

```

106         when jump1 => state <= fetch;
107         when others => state <= halt;
108     end case;
109 end if;
110 end if;
111 end process;
112
113 crl_pc <= '1' when state = jump1
114 else '0';
115 en_pc <= '1' when state = fetch
116 else '0';
117 alu_mux <= '0' when opcode = "001" — for immediate
118 else '1';
119 reg_mux <= '1' when state = load1 and opcode = "010"
120 else '0';
121 en_irm <= '1' when state = fetch
122 else '0';
123 en_id <= '1' when state = decode
124 else '0';
125 en_reg <= '1' when state = decode or state = load0 or state = load1
126 or state = store0 or state = store1
127 or state = alu0 or state = alu1
128 or state = jump0 or state = jump1
129 else '0';
130 r_w_reg <= '1' when state = load1 or state = alu1
131 else '0';
132
133 r_w_z <= '1' when (state = alu0 and opcode = "000" ) or (state = decode
134 and opcode = "001" )
135 else '0';
136
137 en_z <= '1' when state = alu0 or state = alu1 or state = decode
138 else '0';
139 r_w_y <= '1' when state = decode
140 else '0';
141 en_y <= '1' when state = decode or state = alu0 or state = store0
142 or state = alu1 or state = jump0 or state = jump1
143 else '0';
144 en_mar <= '1' when state = load0 or state = load1 or state = decode
145 or state = store0 or state = store1
146 else '0';
147 r_w_mar <= '1' when state = store0 or state = load0 — op 2
148 else '0';
149 en_mdr <= '1' when state = load0 or state = load1
150 or state = store0 or state = store1
151 else '0';
152 r_w_mdr <= '1' when state = store0
153 else '0';
154 en_mem <= '1' when state = load1 or state = store1
155 else '0';
156 r_w_mem <= '1' when state = store1
157 else '0';
158 sel_mux_addr1 <= '0' when state = decode — chose op 2
159 else '1'; — chose op 1

```



```

34 reg_file(9) <= x"2904"; -- initialize
35 reg_file(10) <= x"AA84"; -- initialize
36 reg_file(11) <= x"2484"; -- initialize
37 reg_file(12) <= x"A703"; -- initialize
38 reg_file(13) <= x"C000"; -- initialize
39 reg_file(14) <= x"0000"; -- initialize
40 reg_file(15) <= x"0000"; -- initialize
41
42 dout <= reg_file(conv_integer(Unsigned(addr)))
43 when en = '1';
44 end Behavioral;

```

Listing 6: Instruction Decoder

```

1  ---
2  --- Create Date:      18:36:24 12/15/2014
3  --- Module Name:     instruction_decoder -- Behavioral
4  --- Description:
5  --- take the instruction from the IR and decode the instruction then sends
6  --- relevent data to ALU or control unit or Registers
7  ---
8  library IEEE;
9  use IEEE.STD_LOGIC_1164.ALL;
10
11 entity instruction_decoder is
12 port(
13     clk, reset, en: IN STD_LOGIC;
14     dbus : IN STD_LOGIC_VECTOR(15 DOWNT0 0);
15     -- control flags from the decoder
16     opcode: out STD_LOGIC_VECTOR(2 DOWNT0 0); -- to alu
17     op1, op2: out STD_LOGIC_VECTOR(2 DOWNT0 0); -- to alu
18     op3: out STD_LOGIC_VECTOR(6 DOWNT0 0) -- to alu when xor and addi
19     -- to memory when load or store
20 );
21 end instruction_decoder;
22
23 architecture Behavioral of instruction_decoder is
24
25 signal IR: STD_LOGIC_VECTOR(15 downto 0);
26
27 begin
28     process(clk) begin
29         if clk'event and clk = '0' then
30             if reset = '1' then
31                 IR <= x"0000";
32             elsif en = '1' then
33                 IR <= dbus;
34             end if;
35         end if;
36     end process;
37     opcode <= IR(15 downto 13) ;

```



```

6 library IEEE;
7 use IEEE.STD_LOGIC_1164.ALL;
8 use IEEE.STD_LOGIC_UNSIGNED.all;
9
10 entity mux is
11 port (
12     inputA : in std_logic_vector (31 downto 0);
13     inputB : in std_logic_vector (31 downto 0);
14     sel : in std_logic;
15     output : out std_logic_vector (31 downto 0)
16 );
17 end mux;
18
19 architecture Behavioral of mux is
20
21 begin
22     process(sel, inputA, inputB) begin
23         if sel='1' then
24             output <= inputA;
25         else
26             output <= inputB;
27         end if;
28     end process;
29
30 end Behavioral;

```

Listing 10: Mux of 3 bits

```

1  ---
2  --- Create Date:      17:30:18 12/19/2014
3  --- Module Name:      mux3b - Behavioral
4  --- Description: Binary Mux, 3 bits wide
5  ---
6  library IEEE;
7  use IEEE.STD_LOGIC_1164.ALL;
8  use IEEE.std_logic_unsigned.all;
9
10 entity mux3b is
11 port (
12     inputA : in std_logic_vector (2 downto 0);
13     inputB : in std_logic_vector (2 downto 0);
14     sel : in std_logic;
15     output : out std_logic_vector (2 downto 0)
16 );
17 end mux3b;
18
19 architecture Behavioral of mux3b is
20
21 begin
22     process(sel, inputA, inputB) begin
23         if sel='1' then
24             output <= inputA;

```

```

7  -- so for MAR we will write the address (R1) in it
8  --
9  library IEEE;
10 use IEEE.STD_LOGIC_1164.ALL;
11
12 entity memory_address_register is
13 port(
14     clk, reset, en, r_w: IN STD_LOGIC;
15     din : IN STD_LOGIC_VECTOR(4 DOWNTO 0); --from
16     dout : OUT STD_LOGIC_VECTOR(4 DOWNTO 0)
17 );
18 end memory_address_register;
19
20 architecture Behavioral of memory_address_register is
21 signal reg_file: std_logic_vector(4 downto 0);
22
23 begin
24
25 process(clk, reset) begin
26     if reset = '1' then
27         reg_file <= "00000"; -- initialize
28     elsif clk'event and clk = '1' and r_w = '1' and en='1' then -- write
29         reg_file <= din;
30     end if;
31 end process;
32
33 dout <= reg_file
34 when reset = '0' and en = '1' and r_w = '0' else -- read enabled
35     "ZZZZZ";
36
37 end Behavioral;

```