



main.v

Hansin Ahuja - 2018CS61094
Paras Goyal - 2018CS61111



where,




& new-clk2 is a
clk of $T = 0.5s$



where i/p = sw[15:14]

& S0: home setting
S1: bcd main.v
S2: sequence.v
S3: qm.v

bcdmain.v



S0 : reset state

S1-1 : MSB of serial i/p read

S1-2 : 2nd MSB of serial i/p read

S1-8 : LSB of serial i/p read

S2 : assigns shift register to a bcd-computer set of modules.

functions as a shift register

S2 : takes i/p through switches & compares binary equivalent of this i/p with value stored in shift register.

BCDcheck.v

i/p : [7:0] A, [9:0] B, o/p : C


C = $\begin{cases} 1 & \text{if binary equivalent of B} = A \\ 0 & \text{else} \end{cases}$

where A = 8 bit binary no.
B = 10 bit BCD no.



BCD.V

Converts i/p [7:0] A (an 8-bit binary no.)
to its BCD equivalent [9:0] B .
using helper module adder.v

sequence.v



q.m.v



(similar to main.v)

For state s_i :

i_8 = binary equivalent of i = minterms of 2 variable truth-table
 state s_i is responsible for checking the answers of this T7.