Skip to content
View hlzhulll's full-sized avatar
Block or Report

Block or report hlzhulll

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. study study Public

  2. R8051 R8051 Public

    Forked from risclite/R8051

    8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.

    Verilog

  3. Hardware-8051-FPGA-implementation Hardware-8051-FPGA-implementation Public

    📽️ FPGA proven 8051 core

  4. learn-rv32i-asap learn-rv32i-asap Public

    Forked from watz0n/learn-rv32i-asap

    A Simple As Possible RISCV-32I core with debug module.

    Scala

  5. basic_verilog basic_verilog Public

    Forked from pConst/basic_verilog

    Must-have verilog systemverilog modules

    Verilog

  6. mr1 mr1 Public

    Forked from tomverbeure/mr1

    MR1 formally verified RISC-V CPU

    Scala