Skip to content
View hongxiaoo's full-sized avatar

Block or report hongxiaoo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. DOF_TaiWan DOF_TaiWan Public

    一个基于DNF台服版本的修改以及研究指南

    HTML 15 3

  2. verilog-uart-1 verilog-uart-1 Public

    Uart IP written in Verilog

    Verilog 4 3

  3. vlmcsd.sh vlmcsd.sh Public

    Vlmcsd搭建KMS激活服务器一键脚本

    Shell 2

  4. verilog-axi verilog-axi Public

    Forked from alexforencich/verilog-axi

    Verilog AXI components for FPGA implementation

    Verilog 2

  5. Open_RegModel Open_RegModel Public

    Forked from zhajio1988/Open_RegModel

    🐥Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.

    Verilog 2 1

  6. verilog-eeprom verilog-eeprom Public

    Verilog 2