Skip to content
This repository has been archived by the owner on Jul 4, 2022. It is now read-only.

hypothermic/lane-detection

Repository files navigation

Lane Detection Internship Compile Documents

The goal of this project was to accelerate road lane detection using an FPGA.

Using a low-end Xilinx FPGA we were able to process a video feed at 85 frames per second using only 2.1 Watt active power draw.

Detection.Result.Demo.mp4

This repository contains the documentation and code for all of the deliverables.

Automatically generated PDFs from the latest commit of the documents can be found on the Actions Workflow.

Documentation

Latexmk is used to simplify the build process. The Makefile is a wrapper that calls Latexmk and the needed commands. To compile the documentation to PDF/A:

$ make compile-docs
$ find ./build/ -iname "*.pdf"

To clean the generated files:

$ make clean-docs

Test Program

To compile the program and run the automatic unit tests, you can call the following Make targets:

$ make clean-lane compile-lane test-lane

To manually run a test and view the resulting image in your default image viewing program, run something like...

$ make DEBUG=true test-lane-man ARG_TEST=sample ARG_SAMPLE=0a0a0b1a-7c39d84

... where ARG_TEST is the name of a test and ARG_SAMPLE is the name of a photo in the data directory. Please note that the DEBUG variable determines if Valgrind is used when executing the program. Images using the manual test target are opened with xdg-open.

And to run multiple tests (e.g. a pipeline of multiple filters) you can use the helper script:

$ DEBUG=true SAMPLE=0a0a0b1a-7c39d841 ./test.sh grayscale kmseg gaussian sobel hough_kmeans

The sample images were extracted from the Berkeley DeepDrive dataset. Make sure to extract them using ./data/extract.sh

FPGA Hardware

The hardware build is separated into two parts; the VPU IP core and the total system implementation with AXI infra and Zynq PS.

To run (co-)simulation tests for the IP core:

$ make test-hls-sim test-hls-cosim

To build the IP Core standalone:

$ make compile-hls
$ file build/lane_vpu.prj/lane_vpu/impl/export.zip

To build the total system and implement to bitstream:

$ make compile-hw
$ find -iname "*.bit" -o -iname "*.hwh"

If you use the PYNQ framework on the TUL Z2, copy the Jupyter notebook and the Python modules along with the bitstream and hardware handoff file to the development board.