Skip to content

Commit

Permalink
Make compile for Yosys 0.37
Browse files Browse the repository at this point in the history
Yosys added another parameter to AST::process(), which we have to track.

Unfortunately, there is no easy way to #ifdef on a yosys version
that I know of (there do not seem to be macros exposed), so this will
not compile with old versions anymore.

Fixes chipsalliance#2299
  • Loading branch information
hzeller committed Jan 26, 2024
1 parent fe8f61f commit 3dd46d4
Showing 1 changed file with 23 additions and 2 deletions.
25 changes: 23 additions & 2 deletions frontends/systemverilog/uhdm_common_frontend.cc
Original file line number Diff line number Diff line change
Expand Up @@ -151,8 +151,29 @@ void UhdmCommonFrontend::execute(std::istream *&f, std::string filename, std::ve
AST::AstNode *current_ast = parse(filename);

if (current_ast) {
AST::process(design, current_ast, dump_ast1, dump_ast2, no_dump_ptr, dump_vlog1, dump_vlog2, dump_rtlil, false, false, false, false, false,
false, false, false, false, false, dont_redefine, false, defer, default_nettype_wire);
AST::process(design, current_ast,
false, // nodisplay (came with Yosys 0.37)
dump_ast1, //
dump_ast2, //
no_dump_ptr, //
dump_vlog1, //
dump_vlog2, //
dump_rtlil, //
false, // nolatches
false, // nomeminit
false, // nomem2reg
false, // mem2reg
false, // noblackbox
false, // lib
false, // nowb
false, // noopt
false, // icells
false, // pwires
dont_redefine, // nooverwrite
false, // overwrite
defer, // defer
default_nettype_wire // autowire
);
delete current_ast;
}
}
Expand Down

0 comments on commit 3dd46d4

Please sign in to comment.