

WHAT HAPPENS BEFORE APP-MAIN

- 1st stage bootloader (ROM) loads 2nd stage bootloader to RAM (IRAM & DRAM) from flash offset 0x1000 (4096^{offset} bytes).
- 2nd stage bootloader loads partition table and main app image from flash. main app incorporates both RAM & read-only segments mapped via flash cache.
- main app image executes. at this point the 2nd CPU and RTOS scheduler can be started.

PRO CPU + APP CPU

reset vector code (ISR?)

0x4000 0400 mask ROM

} cannot be modified

① RESET FROM DEEP SLEEP

RTC - CNTL - STORE6 - REG - ret address } valid? jump
 RTC - CNTL - STORE7 - REG - CRC

② POWER ON RESET / SOC / WATCHDOG SOC

check GPIO_STRAP_REG if UART / SDIO download mode requested.

③ SOFTWARE CPU RESET / WATCHDOG CPU

based on EFUSE; load code from flash or start ^(UART) BASIC interpreter.

1st 4KB sector = secure boot IV + signature of app image
 0x1000 = app binary image.

0x1000 = 2nd stage bootloader (components / bootloader) ESP-IDF



adds flexibility to flash layout (partition tables)

support flash encryption

secure boot

over the air (OTA) updates

0x8000 = partition table

factory, OTA partitions

OTA info partition → which one to boot

copies data & code sections to IRAM, DRAM.

for load addresses in IROM and DROM regions,

flash MMU is configured

bootloader can be changed by copying it to build directory. it will be used instead of one in ESP-IDF.

APPLICATION STARTUP

PRO CPU

call_start_cpu0() : components/esp32/cpu_start.c

entry point

- enable heap allocator

- make APP CPU jump to its entry point

jumps to

call_start_cpu1()

--weak

start_cpu0()

--weak

start_cpu1()

scheduler is started in both CPUs.

app-main() → main task

stack size, priority : menuconfig

IRAM

instruction RAM

ESP-IDF allocates part of internal SRAM0 for IRAM.

1st 64 KB used for PRO and APP CPU caches

0x40080000 → 0x00A0000

used to store parts of application which need to run from RAM.

few components of ESP-IDF, parts WiFi stack

```
void IRAM_ATTR gpio_isr_handler(void *arg) {
```

```
    ... // placed into IRAM
```

```
}
```

interrupt handlers must be placed into IRAM if ESP_INTR_FLAG_IRAM is used when registering interrupt handler. such ISR may only call functions in IRAM or ROM. all constant data must be placed into DRAM with DRAM_ATTR.

timing critical code may be placed into IRAM.

ESP32 reads code and data from 32 KB cache.

NOTE: all FreeRTOS APIs are currently placed into IRAM.

IR0M (flash)

0x400D0000 - 0x40400000 region

transparently cached by flash MMU using 2 32KB blocks

0x40070000 - 0x40080000

DRAM

non-constant static data and zero initialized data

0x8FFB0000 - 0x8FFF0000 (256 KB)

constant data may also be placed in DRAM if ISR is using it.

DRAM_ATTR const char[] format_string = "%p %x";

use ESP_EARLY_LOG macro when logging from ISR

--NOINIT_ATTR:

value will not be initialized, maintained after slow reset too.

DROM (flash)

0x3F400000 - 0x3FB00000 (4MB)

used to access external flash memory via flash MMU.

RTC slow memory

variables used in deep-sleep code stored here.

RTC_NOINIT_ATTR → variables keep their value after waking too.

RTC_NOINIT_ATTR uint32_t rtc-noinit-data;

DMA CAPABLE REQUIREMENT

DMA require data in DRAM, word-aligned. (use DMA-ATTR).

DMA-ATTR uint8_t buffer[] = "I want to send something";

DMA-ATTR static uint8_t buffer[] = "I want to send something";

use macro WORD_ALIGNED_ATTR in function variables.

uint8_t stuff;

WORD_ALIGNED_ATTR uint8_t buffer[] = "...";