Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix constant collapsing, fix #159 #160

Merged
merged 2 commits into from
Sep 27, 2022
Merged

fix constant collapsing, fix #159 #160

merged 2 commits into from
Sep 27, 2022

Conversation

mkorbel1
Copy link
Contributor

Description & Motivation

Fix an issue related to constant collapsing in generated SystemVerilog.

Related Issue(s)

Fix #159

Testing

Added a new test, based on bug report in #159 from @chykon

Backwards-compatibility

Is this a breaking change that will not be backwards-compatible? If yes, how so?

No

Documentation

Does the change require any updates to documentation? If so, where? Are they included?

No

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Assignment missing from generated SystemVerilog
1 participant