Skip to content

Commit

Permalink
add CASCADE_LAKE (CLX) to base layer
Browse files Browse the repository at this point in the history
Change-Id: Ibed00d19d615ab12e9b5cab0e868e9a89ec75e23
(cherry picked from commit c9d8ef48852781e35215aeb1e142721ec81feadc)
  • Loading branch information
mjcharne authored and markcharney committed Aug 14, 2018
1 parent 4eac6e3 commit e72b2c8
Show file tree
Hide file tree
Showing 3 changed files with 62 additions and 4 deletions.
25 changes: 25 additions & 0 deletions datafiles/clx/clx-chips.txt
@@ -0,0 +1,25 @@
#BEGIN_LEGAL
#
#Copyright (c) 2018 Intel Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
#END_LEGAL

# Cascade Lake (CLX) based on Coffee Lake CPU.
# Coffee Lake has same ISA as SKX.

CASCADE_LAKE: ALL_OF(SKYLAKE_SERVER) \
AVX512_VNNI_128 \
AVX512_VNNI_256 \
AVX512_VNNI_512
20 changes: 20 additions & 0 deletions datafiles/clx/files.cfg
@@ -0,0 +1,20 @@
#BEGIN_LEGAL
#
#Copyright (c) 2018 Intel Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
#END_LEGAL

chip-models: clx-chips.txt

21 changes: 17 additions & 4 deletions xed_mbuild.py
Expand Up @@ -543,6 +543,7 @@ def mkenv():
cet=True,
skl=True,
skx=True,
clx=True,
cnl=True,
icl=True,
future=True,
Expand Down Expand Up @@ -714,11 +715,15 @@ def xed_args(env):
env.parser.add_option("--no-skl",
action="store_false",
dest="skl",
help="Do not include SKL.")
help="Do not include SKL (Skylake Client).")
env.parser.add_option("--no-skx",
action="store_false",
dest="skx",
help="Do not include SKX.")
help="Do not include SKX (Skylake Server).")
env.parser.add_option("--no-clx",
action="store_false",
dest="clx",
help="Do not include CLX (Cascade Lake Server).")
env.parser.add_option("--no-cnl",
action="store_false",
dest="cnl",
Expand Down Expand Up @@ -1138,7 +1143,7 @@ def _configure_libxed_extensions(env):
if env['avx']:
env.add_define('XED_AVX')

if _test_chip(env, ['knl','knm', 'skx', 'cnl', 'icl']):
if _test_chip(env, ['knl','knm', 'skx', 'clx', 'cnl', 'icl']):
env.add_define('XED_SUPPORTS_AVX512')
if env['knc']:
env.add_define('XED_SUPPORTS_KNC')
Expand Down Expand Up @@ -1250,6 +1255,9 @@ def _add_normal_ext(tenv,x , y='files.cfg'):
_add_normal_ext(env,'skx')
_add_normal_ext(env,'pku')
_add_normal_ext(env,'clwb')
if env['clx']:
_add_normal_ext(env,'clx')
_add_normal_ext(env,'vnni')
if env['knl']:
_add_normal_ext(env,'knl')
if env['knm']:
Expand Down Expand Up @@ -2211,12 +2219,13 @@ def run_tests(env):

def verify_args(env):
if not env['avx']:
mbuild.warn("No AVX -> Disabling SNB, IVB, HSW, BDW, SKL, SKX, CNL, ICL, KNL, KNM Future\n\n\n")
mbuild.warn("No AVX -> Disabling SNB, IVB, HSW, BDW, SKL, SKX, CLX, CNL, ICL, KNL, KNM Future\n\n\n")
env['ivb'] = False
env['hsw'] = False
env['bdw'] = False
env['skl'] = False
env['skx'] = False
env['clx'] = False
env['cnl'] = False
env['icl'] = False
env['knl'] = False
Expand All @@ -2232,12 +2241,14 @@ def verify_args(env):

if not env['avx512']:
env['skx'] = False
env['clx'] = False
env['cnl'] = False
env['icl'] = False
env['knl'] = False
env['knm'] = False
env['future'] = False

# turn off downstream (later) stuff logically
if not env['ivb']:
env['hsw'] = False
if not env['hsw']:
Expand All @@ -2248,6 +2259,7 @@ def verify_args(env):
env['skx'] = False
if not env['skx']:
env['cnl'] = False
env['clx'] = False
if not env['cnl']:
env['icl'] = False
if not env['icl']:
Expand All @@ -2258,6 +2270,7 @@ def verify_args(env):
env['knl'] = False
env['knm'] = False
env['skx'] = False
env['clx'] = False
env['cnl'] = False
env['icl'] = False
env['future'] = False
Expand Down

0 comments on commit e72b2c8

Please sign in to comment.