

Lab6

In this Verilog lab I learned how to create a pipeline data path. Inside my Top module called Pipeline, I had 6 total modules that created the datapaths. The modules were called, Stage1, nbit_register_file, Stage2, Mux, ALU, and Stage3. To create a datapath, the outputs for one module went into the inputs of another module.

In my module called stage 1, It had the inputs as a 32 bit InstrIn, a 1-bit clk, and a 1bit reset. My outputs were 32 bits S1_ReadSelect1 and S1_ReadSelect2, 16 bits Imm, 5 bit S1_writeselect, 3 bit ALUOP, 1 bit datasource, and 1bit S1_write enable. This module took in the input InstrIn and separated it into the appropriate variables that will be used as the input for stage 2. This all happened on the positive edge of the clock. Also this had a condition that checked to see if reset was true or not. If it was then the values reset to 0.

In the module called nbit_register_file, it had the inputs from both stage 1 and stage 3. This took in the inputs of Readselect1 and Readselect2 from stage 1, but took in Write data, Write Enable, and Write select from stage 3. With the given inputs this module gave Read data1 and Read data2 as outputs. I know that this module works correctly because I tested it with the values from the provided test bench and it matched up. This is shown in the picture below.



In the module called stage2, it took in the outputs from the register file and the outputs from stage1 as its inputs. The inputs Read data1 and read data 2 were from the register file, while the inputs IMM, data source, ALUOP, Write select, and Write enable are from Stage 1. Inside the module, if reset is not true, you set the outputs to stage 2 to equal the outputs of stage 1. Otherwise you set the values to 0.

In the module called MUX, it took the inputs of Immediate, ReadData2, and datasource from stage 2 and outputted the result into the ALU. In the module, it looked at the Datasource to determine whether or not it was an I type or a R type. Once it determines this, it will either output an immediate, but in 32 bits instead of 16, or the ReadData2 from stage 2.

The figure displays a digital logic timing diagram. The top section shows a clock signal (clk) and a reset signal. Below, several data buses are shown with their corresponding hexadecimal values. A vertical yellow line marks 165.000 ns.

Signal	Value
clk	1
reset	0
out[31:0]	0000000a
S2_readData1[31:0]	00000000
Out[31:0]	00000000
S2_ALUOp[2:0]	5
mux_out[31:0]	00000000

The top module that incorporates all these modules is called Pipeline. It calls stage1, nbit_register_file, stage2, Mux, Alu, and stage3. This is where the outputs of each module are wired to the inputs of the other modules. I know this is wired correctly because the waveform diagram that was generated by the test bench matched the given values. This is shown in the picture below. Also the timing is correct since the values gets outputted three positive edge cycles after the IntrIn gets inputted.



