Homework 8 - Solution

1. [Cache]

2.4GHz clock $\rightarrow 0.4$ ns clock cycle

Miss time is 40 ns \rightarrow 100 more cycles on a miss

a) CPI =
$$0.7 + (30\% \times 5\% \times 100) + (2\% \times 100) = 4.2$$

---data miss----- --instr miss-
instr/sec = $2.4G/6.2 = 387,096,774$

2. [Cache]

• Direct mapped with 16 1-word blocks

Give #	Cache Content
1	+ 17
2	
3	19
4	X 204
5	5
6	6
7	
8	8 56
9	1
10	the first of the second
Comme.	X 43
12	
3	
,	
and it is	

• Direct mapped with 4 4-word blocks

Cache H	Cache Content
0	0,1,2,3
	4, 5, 6, 7 20, 21, 22, 23 4, 5, 6, 7
2	8, 9, 10, 11 56, 57, 58, 59 8, 9, 10, 17 40, 41, 42, 43 8, 9, 10, 11
3	

3. [Cache]

5.1.1 4

5.1.2 I, J

5.1.3 A[I][J]

5.1.5 I, J

5.1.6 A(J, I)

4. [Cache] **5.2.1**

Word Address	Binary Address	Tag	Index	Hit/Miss
3	0000 0011	0	3	М
180	1011 0100	11	4	М
43	0010 1011	2	11	M
2	0000 0010	0	2	M
191	1011 1111	11	15	M
88	0101 1000	5	8	M
190	1011 1110	11	14	M
14	0000 1110	0	14	M
181	1011 0101	11	5	M
44	0010 1100	2	12	М
186	1011 1010	11	10	М
253	1111 1101	15	13	М

5.2.2

Word Address	Binary Address	Tag	Index	Hit/Miss
3	0000 0011	0	1	М
180	1011 0100	11	2	M
43	0010 1011	2	5	M
2	0000 0010	0	1	Н
191	1011 1111	11	7	M
88	0101 1000	5	4	M
190	1011 1110	11	7	Н
14	0000 1110	0	7	M
181	1011 0101	11	2	Н
44	0010 1100	2	6	M
186	1011 1010	11	5	M
253	1111 1101	15	6	М

5.2.3

			Cache 1		Cache 1 Cache 2		Cache 3	
Word Address	Binary Address	Tag	index	hit/miss	index	hit/miss	index	hit/miss
3	0000 0011	0	3	М	1	М	0	М
180	1011 0100	22	4	М	2	М	1	М
43	0010 1011	5	3	М	1	М	0	М
2	0000 0010	0	2	М	1	М	0	М
191	1011 1111	23	7	М	3	М	1	М
88	0101 1000	11	0	М	0	М	0	М
190	1011 1110	23	6	М	3	Н	1	Н
14	0000 1110	1	6	М	3	M	1	М
181	1011 0101	22	5	М	2	Н	1	М
44	0010 1100	5	4	М	2	М	1	М
186	1011 1010	23	2	М	1	М	0	М
253	1111 1101	31	5	М	2	M	1	М

Cache 1 miss rate = 100%

Cache 1 total cycles = $12 \times 25 + 12 \times 2 = 324$

Cache 2 miss rate = 10/12 = 83%

Cache 2 total cycles = $10 \times 25 + 12 \times 3 = 286$

Cache 3 miss rate = 11/12 = 92%

Cache 3 total cycles = $11 \times 25 + 12 \times 5 = 335$

Cache 2 provides the best performance.

5. [Cache – associativity]
The cache has 24/3/2=4 blocks per way, and thus an index field of 2 bits.
These are word addresses, so there is a one-bit block offset.

Word	Binary						
Address	Address	Tag	Index	Hit/Miss	Way 0	Way 1	Way 2
3	0000 0011	0	1	M	T(1)=0		
180	1011 0100	22	2	M	T(1)=0		
					T(2)=22		
43	0010 1011	5	1	M	T(1)=0	T(1)=5	
					T(2)=22	()	
2	0000 0010	0	1	Н	T(1)=0	T(1)=5	
					T(2)=22		
191	1011 1111	23	3	M	T(1)=0	T(1)=5	
					T(2)=22		
					T(3)=23		
88	0101 1000	11	0	M	T(0)=11	T(1)=5	
					T(1)=0		
					T(2)=22		
					T(3)=23		
190	1011 1110	23	3	Н	T(0)=11	T(1)=5	
					T(1)=0		
					T(2)=22		
					T(3)=23		
14	0000 1110	1	3	M	T(0)=11	T(1)=5	
					T(1)=0	T(3)=1	
					T(2)=22		
101	1011 0101			***	T(3)=23	FD(1) 5	
181	1011 0101	22	2	Н	T(0)=11	T(1)=5	
					T(1)=0	T(3)=1	
					T(2)=22		
4.4	0010 1100	5	2	M	T(3)=23	T(1)_5	
44	0010 1100	3	2	M	T(0)=11	T(1)=5	
					T(1)=0	T(2)=5 T(3)=1	
					T(2)=22 T(3)=23	1(3)-1	
186	1011 1010	23	1	M	T(3)=23 T(0)=11	T(1)=5	T(1)=23
100	1011 1010	43	1	171	T(0)=11 T(1)=0	T(1)=3 T(2)=5	1(1)-23
					T(1)=0 T(2)=22		
					T(3)=23	1(3) 1	
253	1111 1101	31	2	M	T(0)=11	T(1)=5	T(1)=23
200	1111 1101	<i>J</i> 1	_	171	T(1)=0		T(1) = 23 T(2) = 31
					T(2)=22		1(2) 31
					T(3)=23	-(-) -	
L			1	1	1(3) 23		l .

5.7.2 Since this cache is fully associative and has one-word blocks, the word address is equivalent to the tag. The only possible way for there to be a hit is a repeated reference to the same word, which doesn't occur for this sequence.

Tag	Hit/Miss	Contents
3	M	3
180	M	3, 180
43	M	3, 180, 43
2	M	3, 180, 43, 2
191	M	3, 180, 43, 2, 191
88	M	3, 180, 43, 2, 191, 88
190	M	3, 180, 43, 2, 191, 88, 190
14	M	3, 180, 43, 2, 191, 88, 190, 14
181	M	181, 180, 43, 2, 191, 88, 190, 14
44	M	181, 44, 43, 2, 191, 88, 190, 14
186	M	181, 44, 186, 2, 191, 88, 190, 14
253	M	181, 44, 186, 253, 191, 88, 190, 14

6. [Virtual Memory]

Page size = $64KB = 2^{16} \rightarrow 16$ LSBs for page offset Address space = 28 bits \rightarrow number of bits for page selection = 28 - 16 = 12Note that the physical memory size is not needed to solve this problem (and the size provided in the problem does not match the provided page table content).

- Not enough info (no table entry).
- 0x992345
- 0xFF4321
- Not enough info

7. [Virtual Memory] **5.11.1**

			TLB		
Address	Virtual Page	TLB H/M	Valid	Tag	Physical Page
			1	11	12
4669	1	TLB miss PT hit	1	7	4
		PF	1	3	6
			1 (last access 0)	1	13
			1 (last access 1)	0	5
2227	0	TLB miss	1	7	4
2221	0	PT hit	1	3	6
			Valid Tag 1 11 1 7 1 3 1 (last access 0) 1 1 (last access 1) 0 1 7	1	13
			1 (last access 1)	0	5
12016	3		1	7	4
13916	3	TLB hit	1 (last access 2)	3	6
			1 (last access 0)	1	13
			1 (last access 1)	0	5
34587		TLB miss	1 (last access 3)	8	14
34587	8	PT hit PF	1 (last access 2)	3	6
		FI	1 (last access 0)	1	13
			1 (last access 1)	0	5
40070	4.4	TLB miss	1 (last access 3)	8	14
48870	11	PT hit	1 (last access 2)	3	6
			1 (last access 4)	11	12
			1 (last access 1)	0	5
12608	3	TI D I it	1 (last access 3)	8	14
12008	3	TLB hit	1 (last access 5)	3	6
			1 (last access 4)	11	12
			1 (last access 6)	12	15
49225	12	TLB miss	1 (last access 3)	8	14
49220	12	PT miss	1 (last access 5)	3	6
			1 (last access 4)	11	12

5.11.2

			TLB		
Address	Virtual Page	TLB H/M	Valid	Tag	Physical Page
			1	11	12
4660	4669 0	TLB miss	1	7	4
4669		PT hit	1	3	6
			1 (last access 0)	0	5
			1	11	12
2227	0		1	7	4
2221	0	TLB hit	1	3	6
			1 (last access 1)	0	5
			1	11	12
12016	0		1	7	4
13916 0	TLB hit	1	3	6	
			1 (last access 2)	0	5
			1 (last access 3)	2	13
34587	0	1 (last access 3 1 1 1 1 1 1 1 1 1	1	7	4
34587	2		1	3	6
			1 (last access 2)	0	5
			1 (last access 4)	2	13
48870	2	TI D 1 ''	1	7	4
40070	2	TLB hit	1	3	6
			1 (last access 2)	0	5
			1 (last access 4)	2	13
12608	0	TI D 1 ''	1	7	4
12008	0	TLB hit	1	3	6
			1 (last access 5)	0	5
			1 (last access 4)	2	13
49225	3	TID bit	1	7	4
49223	3	TLB hit	1 (last axxess 6)	3	6
			1 (last access 5)	0	5

A larger page size reduces the TLB miss rate but can lead to higher fragmentation and lower utilization of the physical memory.